Cypress Clock CY14B101K User Manual

CY14B101K  
1 Mbit (128K x 8) nvSRAM With Real Time Clock  
High reliability  
Endurance to 200K cycles  
Data retention: 20 years at 55°C  
Features  
25 ns, 35 ns, and 45 ns access times  
Pin compatible with STK17TA8  
Single 3V operation with tolerance of +20%, –10%  
Data integrity of Cypress nvSRAM combined with full featured  
Real Time Clock (RTC)  
Low power, 350 nA RTC current  
Commercial and industrial temperature  
48-Pin SSOP package (ROHS compliant)  
Capacitor or battery backup for RTC  
Functional Description  
Watchdog timer  
The Cypress CY14B101K combines a 1 Mbit nonvolatile static  
RAM with a full featured real time clock in a monolithic integrated  
circuit. The embedded nonvolatile elements incorporate  
QuantumTrap technology producing the world’s most reliable  
nonvolatile memory. The SRAM is read and written an infinite  
number of times, while independent, nonvolatile data resides in  
the nonvolatile elements.  
Clock alarm with programmable interrupts  
Hands off automatic STORE on power down with only a small  
capacitor  
STORE to QuantumTrap™ initiated by software, device pin, or  
on power down  
The Real Time Clock function provides an accurate clock with  
leap year tracking and a programmable high accuracy oscillator.  
The alarm function is programmable for one time alarm or  
periodic seconds, minutes, hours, or days. There is also a  
programmable watchdog timer for process control.  
RECALL to SRAM initiated by software or on power up  
Infinite READ, WRITE, and RECALL cycles  
Logic Block Diagram  
V
CC  
V
CAP  
QuantumTrap  
1024 x 1024  
V
RTCbat  
A5  
POWER  
STORE  
CONTROL  
V
RTCcap  
A6  
A7  
A8  
RECALL  
STORE/  
RECALL  
CONTROL  
STATIC RAM  
ARRAY  
1024 X 1024  
A9  
HSB  
A12  
A13  
A14  
A15  
A16  
SOFTWARE  
DETECT  
A15  
A0  
-
DQ0  
COLUMN IO  
DQ1  
DQ2  
DQ3  
COLUMN DEC  
x1  
x2  
RTC  
MUX  
INT  
DQ4  
DQ5  
DQ6  
DQ7  
A0  
A4  
A11  
A10  
A1  
A3  
A2  
A16  
A0  
-
OE  
CE  
WE  
Cypress Semiconductor Corporation  
Document Number: 001-06401 Rev. *I  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised February 24, 2009  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
automatically disconnects the V  
operation is initiated with power provided by the V  
pin from V . A STORE  
Device Operation  
CAP  
CC  
capacitor.  
CAP  
The CY14B101K nvSRAM consists of two functional compo-  
nents paired in the same physical cell. The components are  
SRAM memory cell and a nonvolatile QuantumTrap cell. The  
SRAM memory cell operates as a standard fast static RAM. Data  
in the SRAM is transferred to the nonvolatile cell (the STORE  
operation), or from the nonvolatile cell to SRAM (the RECALL  
operation). Using this unique architecture, all cells are stored and  
recalled in parallel. During the STORE and RECALL operations,  
SRAM READ and WRITE operations are inhibited. The  
CY14B101K suppots infinite reads and writes similar to a typical  
SRAM. In addition, it provides infinite RECALL operations from  
the nonvolatile cells and up to 200K STORE operations.  
Figure 2. AutoStore Mode  
VCC  
VCC  
VCAP  
WE  
complete description of read and write modes.  
SRAM READ  
The CY14B101K performs a READ cycle whenever CE and OE  
are LOW while WE and HSB are HIGH. The address specified  
on pins A  
determines which of the 131,072 data bytes are  
0-16  
accessed. When the READ is initiated by an address transition,  
the outputs are valid after a delay of t (see Figure 8 on page  
AA  
17). If the READ is initiated by CE or OE, the outputs are valid at  
t
or at t  
, whichever is later (see Figure 9 on page 17). The  
ACE  
DOE  
data outputs repeatedly respond to address changes within the  
access time without the need for transitions on any control  
t
AA  
input pins. This remains valid until another address change or  
until CE or OE is brought HIGH, or WE or HSB is brought LOW.  
Figure 2 shows the proper connection of the storage capacitor  
(V ) for automatic store operation. Refer to DC Electrical  
CAP  
CAP  
SRAM WRITE  
A WRITE cycle is performed whenever CE and WE are LOW and  
HSB is HIGH. The address inputs must be stable before entering  
the WRITE cycle and must remain stable until either CE or WE  
go HIGH at the end of the cycle. The data on the common IO pins  
chip. A pull up should be placed on WE to hold it inactive during  
power up. This pull up is only effective if the WE signal is tri-state  
during power up. Many MPUs tri-state their controls on power up.  
Verify this when using the pull up. When the nvSRAM comes out  
of power-on-recall, the MPU must be active or the WE held  
inactive until the MPU comes out of reset.  
DQ  
is written into the memory if the data is valid t before  
0–7  
SD  
the end of a WE controlled WRITE or before the end of an CE  
controlled WRITE. Keep OE HIGH during the entire WRITE cycle  
to avoid data bus contention on common IO lines. If OE is left  
To reduce unnecessary nonvolatile stores, AutoStore and  
Hardware Store operations are ignored unless at least one  
WRITE operation takes place since the most recent STORE or  
RECALL cycle. Software initiated STORE cycles are performed  
regardless of whether a WRITE operation took place. Monitor the  
HSB signal by the system to detect if an AutoStore cycle is in  
progress.  
LOW, internal circuitry turns off the output buffers t  
goes LOW.  
after WE  
HZWE  
®
AutoStore Operation  
The CY14B101K stores data to nvSRAM using one of three  
storage operations:  
Hardware STORE (HSB) Operation  
1. Hardware Store activated by HSB  
The CY14B101K provides the HSB pin for controlling and  
acknowledging the STORE operations. Use the HSB pin to  
request a hardware STORE cycle. When the HSB pin is driven  
LOW, the CY14B101K conditionally initiates a STORE operation  
2. Software Store activated by an address sequence  
3. AutoStore on device power down  
AutoStore operation is a unique feature of QuantumTrap  
technology and is enabled by default on the CY14B101K.  
after t  
. An actual STORE cycle only begins if a WRITE to  
DELAY  
the SRAM has taken place since the last STORE or RECALL  
cycle. The HSB pin also acts as an open drain driver that is inter-  
nally driven LOW to indicate a busy condition while the STORE  
(initiated by any means) is in progress. This pin is externally  
pulled up if it is used to drive other inputs.  
During normal operations, the device draws current from V to  
CC  
charge a capacitor connected to the V  
pin. This stored  
CAP  
charge is used by the chip to perform a single STORE operation.  
If the voltage on the V pin drops below V , the part  
CC  
SWITCH  
Document Number: 001-06401 Rev. *I  
Page 3 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
   
CY14B101K  
SRAM READ and WRITE operations that are in progress when  
HSB is driven LOW by any means are given time to complete  
before the STORE operation is initiated. After HSB goes LOW,  
The software sequence is clocked with CE controlled READs or  
OE controlled READs. After the sixth address in the sequence is  
entered, the STORE cycle commences and the chip is disabled.  
It is important to use read cycles and not write cycles in the  
sequence, although it is not necessary that OE be LOW for a  
the CY14B101K continues SRAM operations for t  
. During  
DELAY  
t
, multiple SRAM READ operations take place. If a WRITE  
DELAY  
is in progress when HSB is pulled LOW, it is allowed a time,  
, to complete. However, any SRAM WRITE cycles  
valid sequence. After the t  
is activated again for READ and WRITE operation.  
cycle time is fulfilled, the SRAM  
STORE  
t
DELAY  
requested after HSB goes LOW are inhibited until HSB returns  
HIGH.  
Software RECALL  
Data is transferred from the nonvolatile memory to the SRAM by  
a software address sequence. A software RECALL cycle is  
initiated with a sequence of READ operations in a manner similar  
to the software STORE initiation. To initiate the RECALL cycle,  
the following sequence of CE controlled READ operations are  
performed:  
During any STORE operation, regardless of how it is initiated,  
the CY14B101K continues to drive the HSB pin LOW, releasing  
it only when the STORE is complete. After completing the  
STORE operation, the CY14B101K remains disabled until the  
HSB pin returns HIGH. Leave the HSB unconnected if it is not  
used.  
1. Read Address 0x4E38 Valid READ  
2. Read Address 0xB1C7 Valid READ  
3. Read Address 0x83E0 Valid READ  
4. Read Address 0x7C1F Valid READ  
5. Read Address 0x703F Valid READ  
6. Read Address 0x4C63 Initiate RECALL Cycle  
Hardware RECALL (Power Up)  
During power up or after any low power condition  
(V < V  
), an internal RECALL request is latched. When  
CC  
SWITCH  
V
again exceeds the sense voltage of V  
, a RECALL  
SWITCH  
CC  
cycle automatically initiates and takes t  
to complete.  
HRECALL  
Software STORE  
Internally, RECALL is a two step procedure. First, the SRAM data  
is cleared and then the nonvolatile information is transferred into  
Data is transferred from the SRAM to the nonvolatile memory by  
a software address sequence. The CY14B101K software  
STORE cycle is initiated by executing sequential CE controlled  
READ cycles from six specific address locations in exact order.  
During the STORE cycle, an erase of the previous nonvolatile  
data is first performed followed by a program of the nonvolatile  
elements. After a STORE cycle is initiated, further READs and  
WRITEs are inhibited until the cycle is completed.  
the SRAM cells. After the t  
cycle time, the SRAM is again  
RECALL  
ready for READ and WRITE operations. The RECALL operation  
does not alter the data in the nonvolatile elements.  
Data Protection  
The CY14B101K protects data from corruption during low  
voltage conditions by inhibiting all externally initiated STORE  
and WRITE operations. The low voltage condition is detected  
Because a sequence of READs from specific addresses is used  
for STORE initiation, it is important that no other READ or WRITE  
accesses intervene in the sequence. If it intervenes, the  
sequence is aborted and no STORE or RECALL takes place.  
when V is less than V  
. If the CY14B101K is in a WRITE  
CC  
SWITCH  
mode (both CE and WE LOW) at power up, after a RECALL or  
after a STORE, the WRITE is inhibited until a negative transition  
on CE or WE is detected. This protects against inadvertent writes  
during power up or brownout conditions.  
To initiate the software STORE cycle, the following READ  
sequence are performed:  
1. Read Address 0x4E38 Valid READ  
2. Read Address 0xB1C7 Valid READ  
3. Read Address 0x83E0 Valid READ  
4. Read Address 0x7C1F Valid READ  
5. Read Address 0x703F Valid READ  
6. Read Address 0x8FC0 Initiate STORE cycle  
Noise Considerations  
The CY14B101K is a high speed memory and must have a high  
frequency bypass capacitor of approximately 0.1 µF connected  
between V and V , using leads and traces that are as short  
CC  
SS  
as possible. As with all high speed CMOS ICs, careful routing of  
power, ground, and signals reduce circuit noise.  
Document Number: 001-06401 Rev. *I  
Page 4 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Low Average Active Power  
Best Practices  
CMOS technology provides the CY14B101K the benefit of  
drawing significantly less current when it is cycled at times longer  
nvSRAM products have been used effectively for over 15 years.  
While ease-of-use is one of the product’s main system values,  
experience gained working with hundreds of applications has  
resulted in the following suggestions as best practices:  
than 50 ns. Figure 3 shows the relationship between I  
and  
CC  
READ/WRITE Cycle Time. The worst case current consumption  
is shown for commercial temperature range, V = 3.6V, and  
CC  
The nonvolatile cells in an nvSRAM are programmed on the  
test floor during final test and quality assurance. Incoming  
inspection routines at customer or contract manufacturer’s  
sites sometimes reprograms these values. Final NV patterns  
are typically repeating patterns of AA, 55, 00, FF, A5, or 5A.  
Theendproduct’sfirmwareshouldnotassumethatanNVarray  
is in a set programmed state. Routines that check memory  
content values to determine first time system configuration and  
cold or warm boot status, must always program a unique NV  
pattern (for example, complex 4-byte pattern of 46 E6 49 53  
hex or more random bytes) as part of the final system manufac-  
turing test to ensure these system routines work consistently.  
chip enable at maximum frequency. Only standby current is  
drawn when the chip is disabled.  
The overall average current drawn by the CY14B101K depends  
on the following items:  
The duty cycle of chip enable  
The overall cycle rate for accesses  
The ratio of READs to WRITEs  
The operating temperature  
The V level  
CC  
The OSCEN bit in the Calibration register at 0x1FFF8 should  
be set to 1 to preserve battery life when the system is in storage  
IO loading  
Figure 3. Current versus Cycle Time  
The Vcapvalue specified inthisdatasheet includes a minimum  
and a maximum value size. The best practice is to meet this  
requirementandnotexceedthemaximumVcapvaluebecause  
the higher inrush currents may reduce the reliability of the  
internal pass transistor. Customers who want to use a larger  
Vcap value to make sure there is extra store charge should  
discuss their Vcap size selection with Cypress.  
Document Number: 001-06401 Rev. *I  
Page 5 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
 
CY14B101K  
Table 2. Mode Selection  
A15 – A0  
Mode  
IO  
Power  
Standby  
Active  
CE  
WE  
OE  
H
X
X
X
X
X
Not Selected  
READ SRAM  
WRITE SRAM  
Output High Z  
Output Data  
Input Data  
L
L
L
H
L
L
X
L
Active  
H
0x4E38  
0xB1C7  
0x83E0  
0x7C1F  
0x703F  
0x8FC0  
Read SRAM  
Read SRAM  
Read SRAM  
Read SRAM  
Read SRAM  
Nonvolatile  
STORE  
Output Data  
Output Data  
Output Data  
Output Data  
Output Data  
Output High Z  
Active I  
CC2  
L
H
L
0x4E38  
0xB1C7  
0x83E0  
0x7C1F  
0x703F  
0x4C63  
Read SRAM  
Read SRAM  
Read SRAM  
Read SRAM  
Read SRAM  
Nonvolatile  
RECALL  
Output Data  
Output Data  
Output Data  
Output Data  
Output Data  
Output High Z  
Active  
Notes  
1. The six consecutive address locations are in the order listed. WE is HIGH during all six cycles to enable a nonvolatile cycle.  
2. While there are 17 address lines on the CY14B101K, only the lower 16 lines are used to control software modes.  
3. O state depends on the state of OE. The IO table shown is based on OE Low.  
Document Number: 001-06401 Rev. *I  
Page 6 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
       
CY14B101K  
The clock oscillator uses very little current to maximize the  
backup time available from the backup source. Regardless of  
clock operation with the primary source removed, the data stored  
in nvSRAM is secure, as it is stored in the nonvolatile elements  
when power was lost.  
Real Time Clock Operation  
nvTIME Operation  
The CY14B101K offers internal registers that contain clock,  
alarm, watchdog, interrupt, and control functions. RTC registers  
use the last 16 address locations of the SRAM. Internal double  
buffering of the clock and the clock or timer information registers  
prevents accessing transitional internal clock data during a  
READ or WRITE operation. Double buffering also circumvents  
disrupting normal timing counts or clock accuracy of the internal  
clock while accessing clock data. Clock and Alarm Registers  
store data in BCD format.  
During backup operation, the CY14B101K consumes  
a
maximum of 300 nA at 2V. The user should choose capacitor or  
battery values according to the application.  
Backup time values, based on maximum current specifications,  
are shown in the following table. Nominal times are approxi-  
mately three times longer.  
Table 3. RTC Backup Time  
The RTC register addresses for CY14B101K range from  
0x1FFF0 to 0x1FFFF. Refer to RTC Register Map[5, 6] on page  
11 and Register Map Detail on page 12 for detailed description.  
Capacitor Value  
Backup Time  
72 hours  
14 days  
0.1F  
0.47F  
1.0F  
Clock Operations  
30 days  
The clock registers maintain time up to 9,999 years in one  
second increments. The user sets the time to any calendar time  
and the clock automatically keeps track of days of the week,  
month, leap years, and century transitions. There are eight  
registers dedicated to the clock functions that are used to set  
time with a WRITE cycle and to READ time during a READ cycle.  
These registers contain the Time of Day in BCD format. Bits  
defined as ‘0’ are currently not used and are reserved for future  
use by Cypress.  
Using a capacitor has the obvious advantage of recharging the  
backup source each time the system is powered up. If a battery  
is used, use a 3V lithium; the CY14B101K only sources current  
from the battery when the primary power is removed. However,  
the battery is not recharged at any time by the CY14B101K. The  
battery capacity is chosen for total anticipated cumulative  
downtime required over the life of the system.  
Stopping and Starting the Oscillator  
The OSCEN bit in the calibration register at 0x1FFF8 controls  
the enable and disable of the oscillator. This active LOW bit is  
nonvolatile and is shipped to customers in the “enabled” (set to  
0) state. To preserve the battery life when the system is in  
storage, OSCEN bit must be set to ‘1’. This turns off the oscillator  
circuit, extending the battery life. If the OSCEN bit goes from  
disabled to enabled, it takes approximately 5 seconds (10  
seconds maximum) for the oscillator to start.  
Reading the Clock  
The double buffered RTC register structure reduces the chance  
of reading incorrect data from the clock. The user should stop  
internal updates to the CY14B101K time keeping registers  
before reading clock data, to prevent reading of data in transition.  
Stopping the internal register updates does not affect clock  
accuracy.  
The updating process is stopped by writing a ‘1’ to the read bit  
‘R’ (in the flags register at 0x1FFF0), and does not restart until a  
‘0’ is written to the read bit. The RTC registers are then read while  
the internal clock continues to run. After a ‘0’ is written to the read  
bit (‘R’), all CY14B101K registers are simultaneously updated  
within 20 ms.  
While system power is off, if the voltage on the backup supply  
(V  
or V  
) falls below their respective minimum level,  
RTCcap  
RTCbat  
the oscillator may fail.The CY14B101K has the ability to detect  
oscillator failure when system power is restored. This is recorded  
in the OSCF (Oscillator Failed bit) of the Flags register at  
address 0x1FFF0. When the device is powered on (V  
goes  
CC  
above V  
), the OSCEN bit is checked for “enabled” status.  
SWITCH  
Setting the Clock  
If the OSCEN bit is enabled and the oscillator is not active within  
the first 5 ms, the OSCF bit is set to “1”. The system must check  
for this condition and then write ‘0’ to clear the flag. Note that in  
addition to setting the OSCF flag bit, the time registers are reset  
to the “Base Time” (see “Setting the Clock” on page 7), which is  
the value last written to the time keeping registers. The Control  
or Calibration registers and the OSCEN bit are not affected by  
the “oscillator failed” condition.  
Setting the write bit ‘W’ (in the flags register at 0x1FFF0) to a ‘1’  
stops updates to the time keeping registers and enables the time  
to be set. The correct day, date, and time are then written into  
the registers in 24 hour BCD format. The time written is referred  
to as the ‘Base Time’. This value is stored in nonvolatile registers  
and used in calculation of the current time. Resetting the WRITE  
bit to ‘0’ transfers those values to the actual clock counters, after  
which the clock resumes normal operation.  
The value of OSCF must be reset to ‘0’ when the time registers  
are written for the first time. This initializes the state of this bit  
which may have become set when the system was first powered  
on.  
Backup Power  
The RTC in the CY14B101K is intended for permanently  
powered operations. Either the V  
connected depending on whether a capacitor or battery is  
chosen for the application. When the primary power, V , fails  
or V  
pin is  
RTCcap  
RTCbat  
To reset OSCF, set the write bit “W” (in the flags register at  
0x1FFF0) to “1” to enable writes to the Flag register. Write a “0”  
to the OSCF bit and then reset the write bit to “0” to disable  
writes.  
CC  
and drops below V  
power supply.  
, the device switches to the backup  
SWITCH  
Document Number: 001-06401 Rev. *I  
Page 7 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
   
CY14B101K  
the match process. Depending on the match bits, the alarm  
occurs as specifically as once a month or as frequently as once  
every minute. Selecting none of the match bits (all 1s) indicates  
that no match is required and therefore, alarm is disabled.  
Selecting all match bits (all 0s) causes an exact time and date  
match.  
Calibrating the Clock  
The RTC is driven by a quartz controlled oscillator with a nominal  
frequency of 32.768 kHz. Clock accuracy depends on the quality  
of the crystal and calibration. The crystal oscillators typically  
have an error of +20ppm to +35ppm. However, CY14B101K  
employs a calibration circuit that improves the accuracy to +1/–2  
ppm at 25°C. This implies an error of +2.5 seconds to -5 seconds  
per month.  
There are two ways to detect an alarm event: by reading the AF  
flag or monitoring the INT pin. The AF flag in the flags register at  
0x1FFF0 indicates that a date or time match has occurred. The  
AF bit is set to “1” when a match occurs. Reading the flags or  
control register clears the alarm flag bit (and all others). A  
hardware interrupt pin may also be used to detect an alarm  
event.  
The calibration circuit adds or subtracts counts from the oscillator  
divider circuit to achieve this accuracy. The number of pulses that  
are suppressed (subtracted, negative calibration) or split (added,  
positive calibration) depends upon the value loaded into the five  
calibration bits found in Calibration register at 0x1FFF8. The  
calibration bits occupy the five lower order bits in the Calibration  
register. These bits are set to represent any value between ‘0’  
and 31 in binary form. Bit D5 is a sign bit, where a ‘1’ indicates  
positive calibration and a ‘0’ indicates negative calibration.  
Adding counts speeds the clock up and subtracting counts slows  
the clock down. If a binary ‘1’ is loaded into the register, it corre-  
sponds to an adjustment of 4.068 or –2.034 ppm offset in oscil-  
lator error, depending on the sign.  
Note CY14B101K requires the alarm match bit for seconds  
(0x1FFF2 - D7) to be set to ‘0’ for proper operation of Alarm Flag  
and Interrupt.  
Alarm registers are not nonvolatile and, therefore, need to be  
reinitialized by software on power up. To set, clear or enable an  
alarm, set the ‘W’ bit (in Flags Register - 0x1FFF0) to ‘1’ to  
enable writes to Alarm Registers. After writing the alarm value,  
clear the ‘W’ bit back to “0” for the changes to take effect.  
Calibration occurs within a 64 minute cycle. The first 62 minutes  
in the cycle may, once per minute, have one second shortened  
by 128 or lengthened by 256 oscillator cycles. If a binary ‘1’ is  
loaded into the register, only the first two minutes of the 64  
minute cycle is modified. If a binary 6 is loaded, the first 12 are  
affected, and so on. Therefore, each calibration step has the  
effect of adding 512 or subtracting 256 oscillator cycles for every  
125,829,120 actual oscillator cycles, that is, 4.068 or –2.034 ppm  
of adjustment per calibration step in the Calibration register.  
Watchdog Timer  
The Watchdog Timer is a free running down counter that uses  
the 32 Hz clock (31.25 ms) derived from the crystal oscillator.  
The oscillator must be running for the watchdog to function. It  
begins counting down from the value loaded in the Watchdog  
Timer register.  
The timer consists of a loadable register and a free running  
counter. On power up, the watchdog time out value in register  
0x1FFF7 is loaded into the Counter Load register. Counting  
begins on power up and restarts from the loadable value any time  
the Watchdog Strobe (WDS) bit is set to ‘1’. The counter is  
compared to the terminal value of ‘0’. If the counter reaches this  
value, it causes an internal flag and an optional interrupt output.  
You can prevent the time out interrupt by setting WDS bit to ‘1’  
prior to the counter reaching ‘0’. This causes the counter to  
reload with the watchdog time out value and to be restarted. As  
long as the user sets the WDS bit prior to the counter reaching  
the terminal value, the interrupt and WDT flag never occur.  
To determine the required calibration, the CAL bit in the Flags  
register (0x1FFF0) must be set to ‘1’. This causes the INT pin to  
toggle at a nominal frequency of 512 Hz. Any deviation  
measured from the 512 Hz indicates the degree and direction of  
the required correction. For example, a reading of 512.01024 Hz  
indicates a +20 ppm error. Hence, a decimal value of –10  
(001010b) must be loaded into the Calibration register to offset  
this error.  
Note Setting or changing the Calibration register does not affect  
the test output frequency.  
New time out values are written by setting the watchdog write bit  
to ‘0’. When the WDW is ‘0’, new writes to the watchdog time out  
value bits D5-D0 are enabled to modify the time out value. When  
WDW is ‘1’, writes to bits D5-D0 are ignored. The WDW function  
enables a user to set the WDS bit without concern that the  
watchdog timer value is modified. A logical diagram of the  
watchdog timer is shown in Figure 4. Note that setting the  
watchdog time out value to ‘0’ disables the watchdog function.  
To set or clear CAL, set the write bit “W” (in the flags register at  
0x1FFF0) to “1” to enable writes to the Flag register. Write a  
value to CAL, and then reset the write bit to “0” to disable writes.  
Alarm  
The alarm function compares user programmed values of alarm  
time and date (stored in the registers 0x1FFF1-5) with the corre-  
sponding time of day and date values. When a match occurs, the  
alarm internal flag (AF) is set and an interrupt is generated on  
INT pin if Alarm Interrupt Enable (AIE) bit is set.  
The output of the watchdog timer is the flag bit WDF that is set if  
the watchdog is allowed to time out. The flag is set upon a  
watchdog time out and cleared when the user reads the Flags or  
Control registers. If the watchdog time out occurs, the user also  
enables an optional interrupt source to drive the INT pin.  
There are four alarm match fields - date, hours, minutes, and  
seconds. Each of these fields has a match bit that is used to  
determine if the field is used in the alarm match logic. Setting the  
match bit to ‘0’ indicates that the corresponding field is used in  
Document Number: 001-06401 Rev. *I  
Page 8 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
 
CY14B101K  
the output pin driver on INT pin. These two bits are located in the  
Interrupt register and can be used to drive level or pulse mode  
output from the INT pin. In pulse mode, the pulse width is  
internally fixed at approximately 200 ms. This mode is intended  
to reset a host microcontroller. In the level mode, the pin goes to  
its active polarity until the Flags register is read by the user. This  
mode is used as an interrupt to a host microcontroller. The  
control bits are summarized in the following section.  
Figure 4. Watchdog Timer Block Diagram  
Clock  
Oscillator  
1 Hz  
Divider  
32,768 KHz  
32 Hz  
Zero  
Compare  
WDF  
Counter  
Interrupt Register  
Watchdog Interrupt Enable - WIE. When set to ‘1’, the  
watchdog timer drives the INT pin and an internal flag when a  
watchdog time out occurs. When WIE is set to ‘0’, the watchdog  
timer only affects the WDF flag in Flags register.  
Load  
WDS  
Register  
Q
D
WDW  
Alarm Interrupt Enable - AIE. When set to ‘1’, the alarm match  
drives the INT pin and an internal flag. When AIE is set to ‘0’, the  
alarm match only affects the AF flagin Flags register.  
Q
Watchdog  
Register  
write to  
Watchdog  
Register  
Power Fail Interrupt Enable - PFE. When set to ‘1’, the power  
fail monitor drives the pin and an internal flag. When PFE is set  
to ‘0’, the power fail monitor only affects the PF flag in Flags  
register.  
Power Monitor  
The CY14B101K provides a power management scheme with  
power fail interrupt capability. It also controls the internal switch  
to backup power for the clock and protects the memory from low  
access. The power monitor is based on an internal band gap  
reference circuit that compares the V  
threshold.  
High/Low - H/L. When set to a ‘1’, the INT pin is active HIGH  
and the driver mode is push pull. The INT pin drives high only  
when V is greater than V  
. When set to a ‘0’, the INT pin  
CC  
SWITCH  
V
CC  
is active LOW and the drive mode is open drain. Active LOW  
(open drain) is operational even in battery backup mode.  
voltage to V  
CC  
SWITCH  
Pulse/Level - P/L. When set to a ‘1’ and an interrupt occurs, the  
INT pin is driven for approximately 200 ms. When P/L is set to a  
‘0’, the INT pin is driven high or low (determined by H/L) until the  
Flags or Control register is read.  
As described in the “AutoStore® Operation” on page 3, when  
is reached as V decays from power loss, a data store  
operation is initiated from SRAM to the nonvolatile elements,  
securing the last SRAM data state. Power is also switched from  
V
SWITCH  
CC  
V
to the backup supply (battery or capacitor) to operate the  
CC  
When an enabled interrupt source activates the INT pin, an  
external host reads the Flags registers to determine the cause.  
Remember that all flags are cleared when the register is read. If  
the INT pin is programmed for Level mode, then the condition  
clears and the INT pin returns to its inactive state. If the pin is  
programmed for Pulse mode, then reading the flag also clears  
the flag and the pin. The pulse does not complete its specified  
duration if the Flags register is read. If the INT pin is used as a  
host reset, then the Flags or Control register is not read during a  
reset.  
RTC oscillator.  
When operating from the backup source, read and write opera-  
tions to nvSRAM are inhibited and the clock functions are not  
available to the user. The clock continues to operate in the  
background. The updated clock data is available to the user  
t
delay after V  
is restored to the device (see  
Interrupts  
The CY14B101K has a Flags register, Interrupt register and  
Interrupt logic that can signal interrupt to the microcontroller.  
There are three potential sources for interrupt: watchdog timer,  
power monitor, and alarm timer. Each of these can be individually  
enabled to drive the INT pin by appropriate setting in the Interrupt  
register (0x1FFF6). In addition, each has an associated flag bit  
in the Flags register (0x1FFF0) that the host processor uses to  
determine the cause of the interrupt. The INT pin driver has two  
bits that specify its behavior when an interrupt occurs.  
Flags Register  
The Flag register has three flag bits: WDF, AF, and PF, which can  
be used to generate an interrupt. These flags are set by the  
watchdog timeout, alarm match, or power fail monitor respec-  
tively. The processor can either poll this register or enable inter-  
rupts to be informed when a flag is set. These flags are automat-  
ically reset once the register is read. The flags register is  
automatically loaded with the value 00h on power up (except for  
An Interrupt is raised only if both a flag is raised by one of the  
three sources and the respective interrupt enable bit in Interrupts  
register is enabled (set to ‘1’). After an interrupt source is active,  
two programmable bits, H/L and P/L, determine the behavior of  
Document Number: 001-06401 Rev. *I  
Page 9 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
 
CY14B101K  
Figure 5. Interrupt Block Diagram  
WDF  
WIE  
PF  
Watchdog  
Timer  
WDF - Watchdog Timer Flag  
WIE - Watchdog Interrupt  
Enable  
V
CC  
P/L  
PF - Power Fail Flag  
PFE - Power Fail Enable  
Power  
Monitor  
Pin  
Driver  
INT  
PFE  
AF - Alarm Flag  
VINT  
AIE - Alarm Interrupt Enable  
H/L  
V
SS  
P/L - Pulse Level  
H/L - High/Low  
AF  
Clock  
Alarm  
AIE  
Figure 6. RTC Recommended Component Configuration  
Recommended Values  
Y1 = 32.768KHz  
RF = 10M Ohm  
C1 = 0 (install cap footprint, but leave unloaded)  
C2 = 56 pF + 10% (do not vary from this value)  
DQ0  
A3  
A2  
A1  
A0  
X1  
X2  
Note  
4. Schottky diodes, (V < 0.4V at I =100mA) are recommended at pins A - A and DQ in applications where undershoot exceeds -0.5V. Please see application note  
F
F
0
3
0
AN49947 for further details.  
Document Number: 001-06401 Rev. *I  
Page 10 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Table 4. RTC Register Map  
Register  
[5]  
BCD Format Data  
Function/Range  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0x1FFFF  
0x1FFFE  
0x1FFFD  
0x1FFFC  
0x1FFFB  
0x1FFFA  
0x1FFF9  
10s Years  
Years  
Years: 00–99  
Months: 01–12  
0
0
0
0
0
0
0
0
0
0
0
10s Months  
Months  
10s Day of Month  
0
10s Hours  
Day Of Month  
Day of Week  
Day of Month: 01–31  
Day of Week: 01–07  
Hours: 00–23  
0
0
Hours  
Minutes  
Seconds  
10s Minutes  
10s Seconds  
Minutes: 00–59  
Seconds: 00–59  
0x1FFF8 OSCEN  
(0)  
0
Cal Sign  
(0)  
Calibration (00000)  
Calibration Values  
0x1FFF7 WDS (0) WDW (0)  
WDT (000000)  
Watchdog  
0x1FFF6 WIE (0)  
AIE (0)  
PFE (0)  
0
H/L (1)  
P/L (0)  
0
0
Interrupts  
0x1FFF5  
0x1FFF4  
0x1FFF3  
0x1FFF2  
0x1FFF1  
0x1FFF0  
M (1)  
M (1)  
M (1)  
M (1)  
0
0
10s Alarm Date  
10s Alarm Hours  
Alarm Day  
Alarm, Day of Month: 01–31  
Alarm, Hours: 00–23  
Alarm, Minutes: 00–59  
Alarm, Seconds: 00–59  
Centuries: 00–99  
Alarm Hours  
Alarm Minutes  
Alarm, Seconds  
Centuries  
10 Alarm Minutes  
10 Alarm Seconds  
10s Centuries  
WDF  
AF  
PF  
OSCF  
0
CAL (0)  
W (0)  
R (0)  
Flags  
Notes  
5. ( ) designates values shipped from the factory.  
6. The unused bits of RTC registers are reserved for future use and should be set to ‘0’.  
7. Is a binary value, not a BCD value.  
Document Number: 001-06401 Rev. *I  
Page 11 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
       
CY14B101K  
Table 5. Register Map Detail  
Time Keeping - Years  
D4 D3  
D7  
D6  
D5  
D2  
D1  
D0  
0x1FFFF  
10s Years  
Years  
Contains the lower two BCD digits of the year. Lower nibble (four bits) contains the value for years; upper nibble (four  
bits) contains the value for 10s of years. Each nibble operates from 0 to 9. The range for the register is 0–99.  
Time Keeping - Months  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0x1FFFE  
0x1FFFD  
0
0
0
10s Month  
Months  
Contains the BCD digits of the month. Lower nibble (four bits) contains the lower digit and operates from 0 to 9; upper  
nibble (one bit) contains the upper digit and operates from 0 to 1. The range for the register is 1–12.  
Time Keeping - Date  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0
0
10s Day of Month  
Day of Month  
Contains the BCD digits for the date of the month. Lower nibble (four bits) contains the lower digit and operates from 0  
to 9; upper nibble (two bits) contains the 10s digit and operates from 0 to 3. The range for the register is 1–31. Leap  
years are automatically adjusted for.  
Time Keeping - Day  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0
0
0
0
0
Day of Week  
0x1FFFC  
Lower nibble (three bits) contains a value that correlates to day of the week. Day of the week is a ring counter that counts  
from 1 to 7 then returns to 1. The user must assign meaning to the day value, because the day is not integrated with the  
date.  
Time Keeping - Hours  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0x1FFFB  
0x1FFFA  
0x1FFF9  
0
0
10s Hours  
Hours  
Contains the BCD value of hours in 24 hour format. Lower nibble (four bits) contains the lower digit and operates from  
0 to 9; upper nibble (two bits) contains the upper digit and operates from 0 to 2. The range for the register is 0–23.  
Time Keeping - Minutes  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0
10s Minutes  
Minutes  
Contains the BCD value of minutes. Lower nibble (four bits) contains the lower digit and operates from 0 to 9; upper  
nibble (three bits) contains the upper minutes digit and operates from 0 to 5. The range for the register is 0–59.  
Time Keeping - Seconds  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0
10s Seconds  
Seconds  
Contains the BCD value of seconds. Lower nibble (four bits) contains the lower digit and operates from 0 to 9; upper  
nibble (three bits) contains the upper digit and operates from 0 to 5. The range for the register is 0–59.  
Document Number: 001-06401 Rev. *I  
Page 12 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
 
CY14B101K  
Table 5. Register Map Detail (continued)  
Calibration/Control  
D4 D3  
D7  
D6  
D5  
D2  
D1  
D0  
0X1FFF8  
OSCEN  
0
Calibration  
Sign  
Calibration  
OSCEN Oscillator Enable. When set to 1, the oscillator is stopped. When set to 0, the oscillator runs. Disabling the oscillator  
saves battery or capacitor power during storage.  
Calibration Determines if the calibration adjustment is applied as an addition (1) to or as a subtraction (0) from the time-base.  
Sign  
Calibration These five bits control the calibration of the clock.  
WatchDog Timer  
0x1FFF7  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
WDS  
WDW  
WDT  
WDS  
Watchdog Strobe. Setting this bit to 1 reloads and restarts the watchdog timer. Setting the bit to 0 has no effect. The bit  
is cleared automatically after the watchdog timer is reset. The WDS bit is write only. Reading it always returns a 0.  
WDW  
Watchdog Write Enable. Setting this bit to 1 disables any WRITE to the watchdog timeout value (D5–D0). This allows  
the user to set the watchdog strobe bit without disturbing the timeout value. Setting this bit to 0 allows bits D5–D0 to be  
written to the watchdog register when the next write cycle is complete. This function is explained in detail in the “Watchdog  
WDT  
Watchdog timeout selection. The watchdog timer interval is selected by the 6-bit value in this register. It represents a  
multiplier of the 32 Hz count (31.25 ms). The range of timeout value is 31.25 ms (a setting of 1) to 2 seconds (setting of  
3 Fh). Setting the watchdog timer register to 0 disables the timer. These bits can be written only if the WDW bit was set  
to 0 on a previous cycle.  
Interrupt Status/Control  
0x1FFF6  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
WIE  
AIE  
PFIE  
0
H/L  
P/L  
0
0
WIE  
AIE  
Watchdog Interrupt Enable. When set to 1 and a watchdog timeout occurs, the watchdog timer drives the INT pin and  
the WDF flag. When set to 0, the watchdog timeout affects only the WDF flag.  
Alarm Interrupt Enable. When set to 1, the alarm match drives the INT pin and the AF flag. When set to 0, the alarm  
match only affects the AF flag.  
PFIE  
Power Fail Enable. When set to 1, the alarm match drives the INT pin and the PF flag. When set to 0, the power fail  
monitor affects only the PF flag.  
0
Reserved for future use  
H/L  
P/L  
High/Low. When set to 1, the INT pin is driven active HIGH. When set to 0, the INT pin is open drain, active LOW.  
Pulse/Level. When set to 1, the INT pin is driven active (determined by H/L) by an interrupt source for approximately  
200 ms. When set to 0, the INT pin is driven to an active level (as set by H/L) until the flags register is read.  
Alarm - Day  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
Alarm Date  
D0  
0x1FFF5  
M
0
10s Alarm Date  
Contains the alarm value for the date of the month and the mask bit to select or deselect the date value.  
M
Match. When this bit is set to 0, the date value is used in the alarm match. Setting this bit to 1 causes the match circuit  
to ignore the date value.  
Document Number: 001-06401 Rev. *I  
Page 13 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Table 5. Register Map Detail (continued)  
Alarm - Hours  
D4 D3  
D7  
D6  
D5  
D2  
D1  
Alarm Hours  
D0  
0x1FFF4  
M
10s Alarm Hours  
Contains the alarm value for the hours and the mask bit to select or deselect the hours value.  
M
Match. When this bit is set to 0, the hours value is used in the alarm match. Setting this bit to 1 causes the match circuit  
to ignore the hours value.  
Alarm - Minutes  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0x1FFF3  
M
10s Alarm Minutes  
Alarm Minutes  
Contains the alarm value for the minutes and the mask bit to select or deselect the minutes value.  
M
Match. When this bit is set to 0, the minutes value is used in the alarm match. Setting this bit to 1 causes the match  
circuit to ignore the minutes value.  
Alarm - Seconds  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
0x1FFF2  
M
10s Alarm Seconds  
Alarm Seconds  
Contains the alarm value for the seconds and the mask bit to select or deselect the seconds’ value.  
M
Match. When this bit is set to 0, the seconds value is used in the alarm match. Setting this bit to 1 causes the match  
circuit to ignore the seconds value.  
Time Keeping - Centuries  
D7  
D6  
D5  
10s Centuries  
D4  
D3  
D2  
D1  
D0  
0x1FFF1  
Centuries  
Contains the BCD value of centuries. Lower nibble contains the lower digit and operates from 0 to 9; upper nibble contains  
the upper digit and operates from 0 to 9. The range for the register is 0-99 centuries.  
Flags  
0x1FFF0  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
WDF  
AF  
PF  
OSCF  
0
CAL  
W
R
WDF  
AF  
Watchdog Timer Flag. This read only bit is set to 1 when the watchdog timer is allowed to reach 0 without being reset  
by the user. It is cleared to 0 when the Flags register is read or on power-up.  
Alarm Flag. This read only bit is set to 1 when the time and date match the values stored in the alarm registers with the  
match bits = 0. It is cleared when the Flags register is read or on power-up.  
PF  
Power Fail Flag. This read only bit is set to 1 when power falls below the power fail threshold V  
0 when the Flags register is read or on power-up.  
. It is cleared to  
SWITCH  
OSCF  
Oscillator Fail Flag. Set to 1 on power up if the oscillator is enabled and not running in the first 5 ms of operation. This  
indicates that RTC backup power failed and clock value is no longer valid. The user must reset this bit to 0 to clear this  
condition (Flag). The chip does not clear this flag. This bit survives power cycles.  
CAL  
W
Calibration Mode. When set to 1, a 512 Hz square wave is output on the INT pin. When set to 0, the INT pin resumes  
normal operation. This bit defaults to 0 (disabled) on power up.  
Write Enable: Setting the W bit to 1 freezes updates of the RTC registers. The user can then write to RTC registers,  
Alarm registers, Calibration register, Interrupt register and Flags register. Setting the W bit to 0 causes the contents of  
the RTC registers to be transferred to the time keeping counters if the time has been changed (a new base time is  
loaded). This bit defaults to 0 on power up.  
R
Read Enable: Setting R bit to 1, stops clock updates to user RTC registers so that clock updates are not seen during  
the reading process. Set R bit to 0 to resume clock updates to the holding register. Setting this bit does not require W  
bit to be set to 1. This bit defaults to 0 on power up.  
Document Number: 001-06401 Rev. *I  
Page 14 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Package Power Dissipation  
Maximum Ratings  
Capability (T = 25°C) ................................................... 1.0W  
A
Exceeding maximum ratings may impair the useful life of the  
device. These user guidelines are not tested.  
Surface Mount Pb Soldering  
Temperature (3 Seconds).......................................... +260°C  
Storage Temperature ................................. –65°C to +150°C  
DC Output Current (1 output at a time, 1s duration) ... 15 mA  
Ambient Temperature with  
Power Applied ............................................ –55°C to +125°C  
Static Discharge Voltage.......................................... > 2001V  
(MIL-STD-883, Method 3015)  
Supply Voltage on V Relative to GND..........–0.5V to 4.1V  
CC  
Latch Up Current................................................... > 200 mA  
Voltage Applied to Outputs  
in High Z State....................................... –0.5V to V + 0.5V  
Operating Range  
CC  
Input Voltage...........................................–0.5V to Vcc + 0.5V  
Transient Voltage (<20 ns) on  
Range  
Commercial  
Industrial  
Ambient Temperature  
0°C to +70°C  
V
CC  
2.7V to 3.6V  
Any Pin to Ground Potential .................. –2.0V to V + 2.0V  
CC  
–40°C to +85°C  
DC Electrical Characteristics  
Over the Operating Range (VCC = 2.7V to 3.6V)  
Parameter  
Description  
Average V Current  
Test Conditions  
Min  
Max  
Unit  
I
t
t
t
= 25 ns  
= 35 ns  
= 45 ns  
Commercial  
65  
55  
50  
mA  
mA  
CC1  
CC  
RC  
RC  
RC  
Dependent on output loading and cycle  
rate. Values obtained without output  
loads.  
Industrial  
70  
60  
55  
mA  
mA  
I
= 0 mA.  
OUT  
I
I
Average V Current  
during STORE  
All Inputs Do Not Care, V = Max  
6
mA  
mA  
CC2  
CC3  
CC  
CC  
Average current for duration t  
STORE  
Average V Current at WE > (V – 0.2V). All other inputs cycling.  
10  
CC  
CC  
t
= 200 ns, 3V, 25°C Dependent on output loading and cycle rate.  
AVAV  
Typical  
Values obtained without output loads.  
I
I
Average V  
during AutoStore Cycle  
Current  
All Inputs Do Not Care, V = Max  
3
3
mA  
mA  
CC4  
SB  
CAP  
CC  
Average current for duration t  
STORE  
V
Standby Current  
WE > (V – 0.2V). All others V < 0.2V or  
CC IN  
CC  
> (V –0.2V). Standby current level after nonvolatile  
CC  
cycle is complete. Inputs are static. f = 0 MHz  
I
I
Input Leakage Current  
V
= Max, V < V < V  
CC  
–1  
–1  
+1  
+1  
μA  
μA  
IX  
CC  
SS  
IN  
Off State Output Leakage V = Max, V < V < V , CE or OE > V  
IH  
Current  
OZ  
CC  
SS  
IN  
CC  
V
V
V
V
V
Input HIGH Voltage  
Input LOW Voltage  
Output HIGH Voltage  
Output LOW Voltage  
Storage Capacitor  
2.0  
V
+ 0.5  
V
V
IH  
CC  
V
– 0.5  
0.8  
IL  
SS  
I
I
= –2 mA  
= 4 mA  
2.4  
17  
V
OH  
OL  
OUT  
0.4  
V
OUT  
Between V  
pin and V , 5V rated  
120  
μF  
CAP  
CAP  
SS  
Notes  
8. The HSB pin has I  
= –10 μA for V of 2.4 V, this parameter is characterized but not tested.  
OH  
OUT  
9. The INT pin is open drain and does not source or sink current when interrupt register bit D3 is low.  
10. V changes by 100 mV when V > 3.5V.  
IH  
CC  
Document Number: 001-06401 Rev. *I  
Page 15 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
       
CY14B101K  
Data Retention and Endurance  
Parameter  
Description  
Min  
20  
Unit  
Years  
K
DATA  
Data Retention  
Nonvolatile STORE Operations  
R
NV  
200  
C
Capacitance  
These parameters are guaranteed but not tested.  
Parameter Description  
Test Conditions  
Max  
7
Unit  
pF  
C
C
Input Capacitance  
Output Capacitance  
T = 25°C, f = 1 MHz,  
IN  
A
V
= 0 to 3.0 V  
CC  
7
pF  
OUT  
Thermal Resistance  
These parameters are guaranteed but not tested.  
Parameter  
Description  
Test Conditions  
48-SSOP  
Unit  
ΘJA  
Thermal Resistance Test conditions follow standard test methods  
(junction to ambient) and procedures for measuring thermal  
34.85  
°C/W  
impedance, in accordance with EIA/JESD51.  
ΘJC  
Thermal Resistance  
(junction to case)  
16.35  
°C/W  
Figure 7. AC Test Loads  
R1 577  
Ω
R1 577  
Ω
For Tri-state Specs  
3.0V  
OUTPUT  
3.0V  
OUTPUT  
R2  
789  
R2  
789  
5 pF  
30 pF  
Ω
Ω
AC Test Conditions  
Input Pulse Levels..................................................0 V to 3 V  
Input Rise and Fall Times (10% - 90%)........................ <5 ns  
Input and Output Timing Reference Levels................... 1.5 V  
Document Number: 001-06401 Rev. *I  
Page 16 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
AC Switching Characteristics  
Parameter  
25 ns  
35 ns  
45 ns  
Unit  
Description  
Cypress  
Alt.  
Min  
Max  
Min  
Max  
Min  
Max  
Parameter Parameter  
SRAM Read Cycle  
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Chip Enable Access Time  
Read Cycle Time  
25  
35  
45  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ACE  
ELQV  
t
25  
35  
45  
RC  
AA  
AVAV, ELEH  
AVQV  
Address Access Time  
25  
12  
35  
15  
45  
20  
Output Enable to Data Valid  
Output Hold After Address Change  
Chip Enable to Output Active  
Chip Disable to Output Inactive  
Output Enable to Output Active  
Output Disable to Output Inactive  
Chip Enable to Power Active  
Chip Disable to Power Standby  
DOE  
OHA  
GLQV  
3
3
3
3
3
3
AXQX  
LZCE  
HZCE  
LZOE  
HZOE  
ELQX  
10  
10  
25  
13  
13  
35  
15  
15  
45  
EHQZ  
0
0
0
0
0
0
GLQX  
GHQZ  
PU  
PD  
ELICCH  
EHICCL  
Figure 8. SRAM Read Cycle 1: Address Controlled  
W5&  
$''5(66  
W$$  
W2+$  
'4ꢀꢁ'$7$ꢀ287ꢂ  
'$7$ꢀ9$/,'  
Figure 9. SRAM Read Cycle 2: CE and OE Controlled  
W5&  
$''5(66  
&(  
W$&(  
W3'  
W+=&(  
W/=&(  
2(  
W+=2(  
W'2(  
W/=2(  
'4ꢀꢁ'$7$ꢀ287ꢂ  
'$7$ꢀ9$/,'  
$&7,9(  
W38  
67$1'%<  
,&&  
Notes  
11. WE is HIGH during SRAM Read Cycles.  
12. Device is continuously selected with CE and OE both Low.  
13. Measured ±200 mV from steady state output voltage.  
14. These parameters are guaranteed by design and are not tested.  
15. HSB must remain HIGH during READ and WRITE cycles.  
Document Number: 001-06401 Rev. *I  
Page 17 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
             
CY14B101K  
AC Switching Characteristics (continued)  
Parameter  
25 ns  
35 ns  
Min  
45 ns  
Unit  
Description  
Cypress  
Alt.  
Min  
Max  
Max  
Min  
Max  
Parameter  
Parameter  
SRAM Write Cycle  
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Write Cycle Time  
25  
20  
20  
10  
0
35  
25  
25  
12  
0
45  
30  
30  
15  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
WC  
AVAV  
WLWH, WLEH  
t
Write Pulse Width  
PWE  
SCE  
SD  
t
Chip Enable To End of Write  
Data Setup to End of Write  
Data Hold After End of Write  
Address Setup to End of Write  
Address Setup to Start of Write  
Address Hold After End of Write  
Write Enable to Output Disable  
Output Active After End of Write  
ELWH, ELEH  
t
DVWH, DVEH  
t
HD  
WHDX, EHDX  
t
20  
0
25  
0
30  
0
AW  
AVWH, AVEH  
t
SA  
AVWL, AVEL  
t
0
0
0
HA  
WHAX, EHAX  
10  
13  
15  
HZWE  
LZWE  
WLQZ  
WHQX  
3
3
3
Figure 10. SRAM Write Cycle 1: WE Controlled  
tWC  
ADDRESS  
CE  
tHA  
tSCE  
tAW  
tSA  
tPWE  
WE  
tHD  
tSD  
DATA VALID  
DATA IN  
tHZWE  
tLZWE  
HIGH IMPEDANCE  
PREVIOUS DATA  
DATA OUT  
Figure 11. SRAM Write Cycle 2: CE Controlled  
tWC  
ADDRESS  
tHA  
tSCE  
tSA  
CE  
tAW  
tPWE  
WE  
tSD  
tHD  
DATA IN  
DATA VALID  
HIGH IMPEDANCE  
DATA OUT  
Notes  
16. If WE is Low when CE goes Low, the outputs remain in the High Impedance State.  
17. CE or WE are greater than V during address transitions.  
IH  
Document Number: 001-06401 Rev. *I  
Page 18 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
   
CY14B101K  
AutoStore or Power Up RECALL  
CY14B101K  
Parameter  
Description  
Unit  
Min  
Max  
40  
t
t
Power Up RECALL Duration  
STORE Cycle Duration  
ms  
ms  
ms  
V
HRECALL  
Commercial  
Industrial  
12.5  
15  
STORE  
V
t
Low Voltage Trigger Level  
VCC Rise Time  
2.65  
SWITCH  
150  
μs  
VCCRISE  
Figure 12. AutoStore/Power Up RECALL  
No STORE occurs  
without atleast one  
SRAM write  
STORE occurs only  
if a SRAM write  
has happened  
V
CC  
V
SWITCH  
tVCCRISE  
AutoStore  
tSTORE  
tSTORE  
POWER-UP RECALL  
Read & Write Inhibited  
tHRECALL  
tHRECALL  
Notes  
18. t  
starts from the time V rises above V .  
SWITCH  
HRECALL  
CC  
19. If an SRAM Write does not taken place since the last nonvolatile cycle, no STORE takes place.  
20. Industrial Grade Devices require 15 ms Max.  
Document Number: 001-06401 Rev. *I  
Page 19 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
       
CY14B101K  
Software Controlled STORE/RECALL Cycles [21, 22]  
25 ns  
35 ns  
Max  
45 ns  
Unit  
Alt.  
Parameter  
Parameter  
Description  
Min  
Max  
Min  
Min  
Max  
t
t
STORE/RECALL Initiation Cycle  
Time  
25  
35  
45  
ns  
RC  
AVAV  
t
t
t
t
t
t
t
Address Setup Time  
Clock Pulse Width  
Address Hold Time  
RECALL Duration  
0
20  
1
0
25  
1
0
30  
1
ns  
ns  
ns  
μs  
SA  
AVEL  
ELEH  
EHAX  
CW  
HA  
170  
170  
170  
RECALL  
Figure 13. CE Controlled Software STORE/RECALL Cycle  
tRC  
tRC  
ADDRESS # 1  
ADDRESS # 6  
ADDRESS  
CE  
tSA  
tSCE  
tHA  
OE  
t
STORE / tRECALL  
HIGH IMPEDANCE  
DATA VALID  
DATA VALID  
DQ (DATA)  
Figure 14. OE Controlled Software STORE/RECALL Cycle  
tRC  
tRC  
ADDRESS # 1  
ADDRESS # 6  
ADDRESS  
CE  
OE  
tSA  
tSCE  
t
tHA  
STORE / tRECALL  
HIGH IMPEDANCE  
DATA VALID  
DQ (DATA)  
DATA VALID  
Notes  
21. The software sequence is clocked with CE controlled or OE controlled READs.  
22. The six consecutive addresses are read in the order listed in the Table 2 on page 6. WE is HIGH during all six consecutive cycles.  
Document Number: 001-06401 Rev. *I  
Page 20 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
   
CY14B101K  
Hardware STORE Cycle  
CY14B101K  
Alt.  
Parameter  
Description  
Unit  
Parameter  
Min  
1
Max  
t
t
Time Allowed to Complete SRAM Cycle  
Hardware STORE Pulse Width  
70  
μs  
DELAY  
PHSB  
t
15  
ns  
HLHX  
Figure 15. Hardware STORE Cycle  
W
3+6%  
+6%ꢀꢁ,1ꢂ  
W6725(  
+6%ꢀꢁ287ꢂ  
+,*+ꢀ,03('$1&(  
+,*+ꢀ,03('$1&(  
W'(/$<  
'$7$ꢀ9$/,'  
'$7$ꢀ9$/,'  
'4ꢀꢁ'$7$ꢀ287ꢂ  
Soft Sequence Commands  
CY14B101K  
Parameter  
Description  
Soft Sequence Processing Time  
Figure 16. Soft Sequence Processing  
Unit  
Min  
Max  
70  
t
μs  
SS  
W66  
W66  
6RIWꢀ6HTXHQFH  
&RPPDQG  
6RIWꢀ6HTXHQFH  
&RPPDQG  
$GGUHVV  
$GGUHVVꢀꢃꢄ  
W6$  
$GGUHVVꢀꢃꢅ  
W&:  
$GGUHVVꢀꢃꢄ  
$GGUHVVꢀꢃꢅ  
W&:  
&(  
9&&  
Notes  
23. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.  
24. Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See specific command.  
25. Read and Write cycles in progress before HSB are given this amount of time to complete.  
Document Number: 001-06401 Rev. *I  
Page 21 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
   
CY14B101K  
RTC Characteristics  
Parameter  
Description  
Test Conditions  
Min  
Max  
300  
350  
3.3  
2.7  
10  
Unit  
nA  
nA  
V
I
RTC Backup Current  
Commercial  
Industrial  
BAK  
V
V
RTC Battery Pin Voltage  
RTC Capacitor Pin Voltage  
RTC Oscillator Time to Start  
1.8  
1.2  
RTCbat  
V
RTCcap  
tOCS  
At Min Temperature from Power up or Enable  
sec  
sec  
At 25°C Temperature from Power up or Enable  
5
Truth Table For SRAM Operations  
HSB should remain HIGH for SRAM Operations.  
CE  
H
L
WE  
X
OE  
X
Inputs and Outputs  
High Z  
Data Out (DQ –DQ );  
Mode  
Deselect/Power down  
Read  
Power  
Standby  
Active  
H
L
0
7
L
H
H
High Z  
Data in (DQ –DQ );  
Output Disabled  
Write  
Active  
L
L
X
Active  
0
7
Notes  
26. From either V  
or V  
RTCcap  
RTCbat.  
27. Typical = 3.0V during normal operation.  
28. Typical = 2.4V during normal operation.  
Document Number: 001-06401 Rev. *I  
Page 22 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
       
CY14B101K  
Part Numbering Nomenclature  
CY 14 B 101 K - SP 25 X C T  
Option:  
T - Tape and Reel  
Blank - Std.  
Temperature:  
C - Commercial (0 to 70°C)  
I - Industrial (–40 to 85°C)  
Speed:  
Pb-Free  
25 - 25 ns  
35 - 35 ns  
45 - 45 ns  
Package:  
SP - 48 SSOP  
Data Bus:  
K - x8 + RTC  
Density:  
101 - 1 Mb  
Voltage:  
B - 3.0V  
NVSRAM  
14 - AutoStore + Software Store + Hardware Store  
Cypress  
Document Number: 001-06401 Rev. *I  
Page 23 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Ordering Information  
All the below mentioned parts are Pb-free. Please contact your local Cypress sales representative for availability of these parts.  
Speed  
(ns)  
Package  
Diagram  
Operating  
Range  
Package Type  
48-pin SSOP  
Ordering Code  
CY14B101K-SP25XC  
CY14B101K-SP25XCT  
CY14B101K-SP25XI  
CY14B101K-SP25XIT  
CY14B101K-SP35XC  
CY14B101K-SP35XCT  
CY14B101K-SP35XI  
CY14B101K-SP35XIT  
CY14B101K-SP45XC  
CY14B101K-SP45XCT  
CY14B101K-SP45XI  
CY14B101K-SP45XIT  
25  
35  
45  
51-85061  
51-85061  
51-85061  
51-85061  
51-85061  
51-85061  
Commercial  
48-pin SSOP  
48-pin SSOP  
48-pin SSOP  
48-pin SSOP  
48-pin SSOP  
Industrial  
Commercial  
Industrial  
Commercial  
Industrial  
Document Number: 001-06401 Rev. *I  
Page 24 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Package Diagrams  
Figure 17. 48-Pin Shrunk Small Outline Package (51-85061)  
51-85061-*C  
Document Number: 001-06401 Rev. *I  
Page 25 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Document History Page  
Document Title: CY14B101K 1 Mbit (128K x 8) nvSRAM With Real Time Clock  
Document Number: 001-06401  
Submission  
REV.  
ECN NO.  
Orig. of Change  
Description of Change  
Date  
**  
425138  
437321  
471966  
TUP  
TUP  
TUP  
See ECN  
New data sheet  
Show data sheet on External Web  
Changed I from 5 mA to 10 mA  
*A  
*B  
See ECN  
See ECN  
CC3  
Changed ISB from 2 mA to 3 mA  
Changed V  
from 2.2V to 2.0V  
from 40 ms to 100 ms  
IH(min)  
Changed t  
RECALL  
Changed Endurance from 1 million Cycles to 500K Cycles  
Changed Data Retention from 100 years to 20 years  
Added Soft Sequence Processing Time Waveform  
Updated Part Numbering Nomenclature and Ordering Infor-  
mation  
Added RTC Characteristics Table  
Added RTC Recommended Component Configuration  
*C  
503272  
PCI  
See ECN  
Changed from Advance to Preliminary  
Changed the term “Unlimited” to “Infinite”  
Changed Endurance from 500K Cycles to 200K Cycles  
Added temperature spec. to Data Retention - 20 years at 55×C  
Removed Icc values from the DC table for 25 ns and 35 ns  
1
Industrial Grade  
Changed Icc value from 3 mA to 6 mA in the DC Table  
2
Added a footnote on V  
IH  
Added footnote 18 related to using the software command  
Changed V  
from 2.55V to 2.45V  
SWITCH(min)  
Updated Part Nomenclature Table and Ordering Information  
Table  
*D  
597002  
TUP  
See ECN  
Removed V  
specification from the AutoStore/Power  
SWITCH(min)  
Up RECALL Table  
Changed t  
specification from 20 ns to 1 ns  
specification of 70 ms in the Hardware STORE  
GLAX  
Added t  
DELAY(max)  
Cycle Table  
Removed t  
specification  
HLBL  
Changed t specification form 70 ms (min) to 70 ms (max)  
SS  
Changed V  
from 57 mF to 120 mF  
CAP(max)  
*E  
*F  
688776  
VKN  
See ECN  
See ECN  
Added footnote 7 related to HSB  
Added footnote 8 related to INT pin  
Changed t  
to t  
GLAX  
GHAX  
Removed ABE bit from interrupt register  
1349963  
UHA/SFV  
Changed from Preliminary to Final  
Added Note 5 regarding the W bit in the Flag register  
Updated Ordering Information Table  
*G  
*H  
1739984  
2427986  
vsutmp8/AESA  
GVCH/PYRS  
See ECN  
04/23/08  
Added Pinout diagram and Pin definition Table  
Move to external web  
Document Number: 001-06401 Rev. *I  
Page 26 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Document Title: CY14B101K 1 Mbit (128K x 8) nvSRAM With Real Time Clock  
Document Number: 001-06401  
Submission  
REV.  
ECN NO.  
Orig. of Change  
Description of Change  
Date  
*I  
2663934  
GVCH/PYRS  
02/24/09  
Updated Features  
Updated pin definition of WE  
Removed AutoStore enable/disable section  
Added Best practices  
Updated “Reading the clock”, “Backup Power”, “Stopping and  
starting the Oscillator” and “Alarm” descriptions under RTC  
operation  
Modified “Figure 4. RTC Recommended Component Configu-  
ration”  
Added footnotes 4, 5 and 6  
Added default values to RTC Register Map” table  
Updated flag register description in Register Map Detail” table  
Added Industrial specs for 25ns and 35ns speed  
Changed V from Vcc+0.3 to Vcc+0.5  
IH  
Added “Data Retention and Endurance” table on page 15  
Added Thermal resistance values  
Added alternate parameters in the AC switching characteristics  
table  
Renamed t to t  
OH  
OHA  
Changed t  
Changed t  
70us)  
from 20 to 40ms  
spec from 100μs to 170μs (Including t of  
HRECALL  
RECALL  
ss  
Renamed t to t  
AS  
SA  
Renamed t  
to t  
GHAX  
HA  
Updated Figure 13, 14, 15 and 16  
Renamed t to t  
HLHX  
PHSB  
Added truth table for SRAM operations  
Document Number: 001-06401 Rev. *I  
Page 27 of 28  
Download from Www.Somanuals.com. All Manuals Search And Download.  
CY14B101K  
Sales, Solutions, and Legal Information  
Worldwide Sales and Design Support  
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office  
closest to you, visit us at cypress.com/sales.  
Products  
PSoC  
PSoC Solutions  
General  
Clocks & Buffers  
Wireless  
Low Power/Low Voltage  
Precision Analog  
LCD Drive  
Memories  
Image Sensors  
CAN 2.0b  
USB  
© Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use  
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used  
for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use  
as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support  
systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.  
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),  
United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,  
and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress  
integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without  
the express written permission of Cypress.  
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  
OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not  
assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where  
a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer  
assumes all risk of such use and in doing so indemnifies Cypress against all charges.  
Use may be limited by and subject to the applicable Cypress software license agreement.  
Document Number: 001-06401 Rev. *I  
Revised February 24, 2009  
Page 28 of 28  
AutoStore and QuantumTrap are registered trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document are the trademarks of their respective  
holders.  
Download from Www.Somanuals.com. All Manuals Search And Download.  

Cisco Systems Network Router 15216 EDFA2 User Manual
Coustic Car Amplifier AMP 801DB User Manual
Craftsman Tiller 91729921 User Manual
Cuno Water Dispenser AP717 User Manual
Danby Refrigerator DWC350BLPA User Manual
Desa Stove FSVYD18P User Manual
D Link Printer DP 301P User Manual
Ele Double Oven 88 0200 01 L 3C 4 User Manual
Frigidaire Cooktop FFEF3048L S User Manual
Glen Dimplex Home Appliances Ltd Ventilation Hood DIH900 User Manual