Intel Compute Mod CPU MFS2600KIB User Manual

Intel® Compute Module MFS2600KI  
Technical Product Specification  
Intel order number: G51989-002  
Revision 1.0  
June, 2012  
Enterprise Platforms and Services Division  
Intel® Compute Module MFS2600KI TPS  
Table of Contents  
Table of Contents  
Intel® Compute Module MFS2600KI Feature Set....................................................2  
Intel® QuickPath Interconnect...............................................................................10  
Intel® Hyper-Threading Technology......................................................................10  
Intel® QuickData Technology................................................................................11  
Intel® C602-J Chipset Overvew ............................................................................20  
Intel® Virtualization Technology for Directed I/O (Intel® VT-d) ...............................26  
Revision 1.0  
iii  
Intel order number: G51989-002  
Table of Contents  
Intel® Compute Module MFS2600KI TPS  
Intel® Trusted Execution Technology....................................................................30  
iv  
Revision 1.0  
Intel order number: G51989-002  
List of Tables  
Intel® Compute Module MFS2600KI TPS  
List of Tables  
Table 1. Intel® compute module MFS2600KI Feature Set ...........................................................2  
Table 3. Intel® Compute Module MFS2600KI PCIe Bus Segment Characteristics.....................11  
Table 11. Intel® Compute Module MFS2600KI DIMM Nomenclature.........................................18  
vi  
Revision 1.0  
Intel order number: G51989-002  
Intel® Compute Module MFS2600KI TPS  
List of Tables  
< This page intentionally left blank.>  
Revision 1.0  
vii  
Intel order number: G51989-002  
Intel® Compute Module MFS2600KI TPS  
Introduction  
1. Introduction  
This Technical Product Specification (TPS) provides board-specific information detailing the  
features, functionality, and high-level architecture of the Intel® Compute Module MFS2600KI.  
1.1 Chapter Outline  
This document is divided into the following chapters:  
.
.
.
.
.
.
.
.
.
.
.
.
.
Chapter 1 Introduction  
Chapter 2 Product Overview  
Chapter 3 Functional Architecture  
Chapter 4 System Security  
Chapter 5 Connector/Header Locations and Pin-outs  
Chapter 6 Jumper Block Settings  
Chapter 7 Product Regulatory Requirements  
Appendix A Integration and Usage Tips  
Appendix B POST Code Diagnostic LED Decoder  
Appendix C Post Error Code  
Appendix D Supported Intel® Modular Server System  
Glossary  
Reference Documents  
Revision 1.0  
1
Intel order number: G51989-002  
   
Product Overview  
Intel® Compute Module MFS2600KI TPS  
2. Product Overview  
The Intel® Compute Module MFS2600KI is a monolithic printed circuit board with features that  
were designed to support the high-density compute module market.  
2.1 Intel® Compute Module MFS2600KI Feature Set  
Table 1. Intel® compute module MFS2600KI Feature Set  
Feature  
Processors  
Description  
Support for one or two Intel® Xeon® Processor E5-2600 series with up to 95W Thermal  
Design Power (TDP).  
. 8.0 GT/s, and 6.4 GT/s Intel® QuickPath Interconnect (Intel® QPI)  
. Enterprise Voltage Regulator-Down (EVRD) 12.0  
Memory  
Support for 1067/1333/1600 MT/s ECC registered (RDIMM), unbuffered (UDIMM)  
and LRDIMM DDR3 memory.  
16 DIMMs total across 8 memory channels (4 channels per processor).  
Note: Mixed memory is not tested or supported. Non-ECC memory is not tested and is  
not supported in a server environment.  
Chipset  
. Intel® C602-J Chipset  
On-board  
External connections:  
Connectors/Headers  
. Four USB 2.0 ports  
. DB-15 Video connector  
Internal connectors/headers:  
. One low-profile USB Type-A connector to support low-profile USB solid state drives  
. One internal 7pin SATA connector for embedded SATA Flash Drive  
. One eUSB for embedded USB device  
. Intel® I/O Mezzanine connectors supporting Dual Gigabit NIC Intel® I/O Expansion  
Module (Optional)  
On-board Video  
Integrated Matrox* G200 Core, one DB15 Video port (Front)  
LSI* 1064e SAS controller  
On-board Hard Drive  
Controller  
LAN  
Intel® I350 Dual 1GbE Network Controller  
2
Revision 1.0  
Intel order number: G51989-002  
     
Intel® Compute Module MFS2600KI TPS  
Product Overview  
2.2 Compute Module Layout  
2.2.1  
Connector and Component Locations  
The following figure shows the board layout of the Intel® Compute Module MFS2600KI. Each  
connector and major component is identified by a number or letter. A description of each  
identified item is provided below the figure.  
A
B
C
D
E
F
CPU 1 DIMM Slots  
I
CPU 1 Socket  
CPU 2 DIMM Slots  
J
Power/Fault LEDs  
Power Button  
Mezzanine Card Connector 1  
Mezzanine Card Connector 2  
Midplane Power Connector  
Midplane Signal Connector  
Midplane Guide Pin Receptacle  
CPU 2 Socket  
K
L
Battery  
M
N
O
P
Activity and ID LEDs  
Video Connector  
USB Ports 2 and 3  
USB1 Ports 0 and 1  
G
H
Figure 1. Component and Connector Location Diagram  
Revision 1.0  
3
Intel order number: G51989-002  
       
Product Overview  
Intel® Compute Module MFS2600KI TPS  
2.2.3  
External I/O Connector Locations  
The following drawing shows the layout of the external I/O components for the Intel® Compute  
Module MFS2600KI.  
A
B
C
D
E
F
USB ports 0 and 1  
USB ports 2 and 3  
Video  
G
H
I
NIC 1 LED  
Hard Drive Activity LED  
ID LED  
I/O Mezzanine NIC 4 LED  
I/O Mezzanine NIC 3 LED  
NIC 2 LED  
J
Power button  
K
Power and Fault LEDs  
Figure 2. Intel® Compute Module MFS2600KI Front Panel Layout  
4
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
3. Functional Architecture  
The architecture of the Intel® Compute Module MFS2600KI is developed around the integrated  
features and functions of the Intel® Xeon® processor E5-2600 product family the Intel® C602-J  
chipset, the Intel® Ethernet Controller I350 GbE controller chip and the Baseboard  
Management Controller.  
The following diagram provides an overview of the compute module architecture, showing the  
features and interconnects of each of the major sub-system components.  
Figure 3. Intel® Compute Module MFS2600KI Functional Block Diagram  
3.1 Intel® Xeon® processor  
3.1.1  
Processor Support  
The compute module includes two Socket-R (LGA2011) processor sockets and can support one  
or two of the Intel® Xeon® processor E5-2600 product family, with a Thermal Design Power  
(TDP) of up to 95W processors.  
Revision 1.0  
5
Intel order number: G51989-002  
       
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
3.1.1.1  
Processor Socket Assembly  
Each processor socket of the server board is pre-assembled with an Independent Latching  
Mechanism (ILM) and Back Plate which allow for secure placement of the processor and  
processor heat to the server board.  
The illustration below identifies each sub-assembly component.  
Heat Sink  
Server Board  
Independent Latching  
Mechanism (ILM)  
Back Plate  
Figure 4. Processor Socket Assembly  
3.1.1.2  
Processor Population Rules  
Note: Although the Compute Module does support dual-processor configurations consisting of  
different processors that meet the defined criteria below, Intel® does not perform validation  
testing of this configuation. For optimal performance in dual-processor configurations, Intel®  
recommends that identical processors be installed.  
When using a single processor configuration, the processor must be installed into the processor  
socket labeled CPU1.  
When two processors are installed, the following population rules apply:  
.
.
.
Both processors must be of the same processor family.  
Both processors must have the same number of cores.  
Both processors must have the same cache sizes for all levels of processor cache  
memory.  
.
Processors with different core frequencies can be mixed in a system, given the prior  
rules are met. If this condition is detected, all processor core frequencies are set to the  
lowest common denominator (highest common speed) and an error is reported.  
6
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
.
Processors which have different Intel® Quickpath (QPI) Link Frequencies may operate  
together if they are otherwise compatible and if a common link frequency can be  
selected. The common link frequency would be the highest link frequency that all  
installed processors can achieve.  
.
Processor stepping within a common processor family can be mixed as long as it is  
listed in the processor specification updates published by Intel Corporation.  
3.1.2  
Processor Initialization Error Summary  
The following table describes mixed processor conditions and recommended actions for the  
MFS2600KIdesigned around the Intel® Xeon® processor E5-2600 product family and Intel®  
C602-J chipset product family architecture. The errors fall into one of the following categories:  
.
Fatal: If the system can boot, it pauses at a blank screen with the text “Unrecoverable  
fatal error found. System will not boot until the error is resolved” and “Press <F2>  
to enter setup”, regardless of whether the “Post Error Pause” setup option is enabled or  
disabled.  
When the operator presses the <F2> key on the keyboard, the error message is  
displayed on the Error Manager screen, and an error is logged to the System Event Log  
(SEL) with the POST Error Code.  
The system cannot boot unless the error is resolved. The user needs to replace the  
faulty part and restart the system.  
For Fatal Errors during processor initialization, the System Status LED will be set to a  
steady Amber color, indicating an unrecoverable system failure condition.  
.
Major: If the “Post Error Pause” setup option is enabled, the system goes directly to the  
Error Manager to display the error, and logs the POST Error Code to SEL. Operator  
intervention is required to continue booting the system.  
Otherwise, if “POST Error Pause” is disabled, the system continues to boot and no  
prompt is given for the error, although the Post Error Code is logged to the Error  
Manager and in a SEL message.  
.
Minor: The message is displayed on the screen or on the Error Manager screen, and  
the POST Error Code is logged to the SEL. The system continues booting in a degraded  
state. The user may want to replace the erroneous unit. The POST Error Pause option  
setting in the BIOS setup does not have any effect on this error.  
Revision 1.0  
7
Intel order number: G51989-002  
 
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
Table 2. Mixed Processor Configurations  
Error  
Processor family not  
Identical  
Severity  
Fatal  
System Action  
The BIOS detects the error condition and responds as follows:  
. Logs the POST Error Code into the System Event Log (SEL).  
. Alerts the BMC to set the System Status LED to steady Amber.  
. Displays “0194: Processor family mismatch detected”  
message in the Error Manager.  
. Takes Fatal Error action (see above) and will not boot until the  
fault condition is remedied.  
Processor model not  
Identical  
Fatal  
The BIOS detects the error condition and responds as follows:  
. Logs the POST Error Code into the System Event Log (SEL).  
. Alerts the BMC to set the System Status LED to steady Amber.  
. Displays “0196: Processor model mismatch detected”  
message in the Error Manager.  
. Takes Fatal Error action (see above) and will not boot until the  
fault condition is remedied.  
Processor cores/threads not Fatal  
identical  
The BIOS detects the error condition and responds as follows:  
. Logs the POST Error Code into the SEL.  
. Alerts the BMC to set the System Status LED to steady Amber.  
. Displays “0191: Processor core/thread count mismatch  
detected” message in the Error Manager.  
. Takes Fatal Error action (see above) and will not boot until the  
fault condition is remedied.  
Processor cache not  
identical  
Fatal  
The BIOS detects the error condition and responds as follows:  
. Logs the POST Error Code into the SEL.  
. Alerts the BMC to set the System Status LED to steady Amber.  
. Displays “0192: Processor cache size mismatch detected  
message in the Error Manager.  
. Takes Fatal Error action (see above) and will not boot until the  
fault condition is remedied.  
Processor frequency (speed) Fatal  
not identical  
The BIOS detects the processor frequency difference, and responds  
as follows:  
. Adjusts all processor frequencies to the highest common  
frequency.  
. No error is generated this is not an error condition.  
. Continues to boot the system successfully.  
If the frequencies for all processors cannot be adjusted to be the  
same, then this is an error, and the BIOS responds as follows:  
. Logs the POST Error Code into the SEL.  
. Alerts the BMC to set the System Status LED to steady Amber.  
. Does not disable the processor.  
. Displays “0197: Processor speeds unable to synchronize”  
message in the Error Manager.  
Takes Fatal Error action (see above) and will not boot until the fault  
condition is remedied.  
8
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
Error  
Severity  
Fatal  
System Action  
Processor Intel® QuickPath  
Interconnect link frequencies  
not identical  
The BIOS detects the QPI link frequencies and responds as follows:  
. Adjusts all QPI interconnect link frequencies to highest common  
frequency.  
. No error is generated this is not an error condition.  
. Continues to boot the system successfully.  
If the link frequencies for all QPI links cannot be adjusted to be the  
same, then this is an error, and the BIOS responds as follows:  
. Logs the POST Error Code into the SEL.  
. Alerts the BMC to set the System Status LED to steady Amber.  
. Displays “0195: Processor Intel® QPI link frequencies unable  
to synchronize” message in the Error Manager.  
. Does not disable the processor.  
Takes Fatal Error action (see above) and will not boot until the fault  
condition is remedied.  
3.2 Processor Functions Overview  
With the release of the Intel® Xeon® processor E5-2600 product family, several key system  
components, including the CPU, Integrated Memory Controller (IMC), and Integrated IO Module  
(IIO), have been combined into a single processor package and feature per socket; two Intel®  
QuickPath Interconnect point-to-point links capable of up to 8.0 GT/s, up to 40 lanes of Gen 3  
PCI Express* links capable of 8.0 GT/s, and 4 lanes of DMI2/PCI Express* Gen 2 interface with  
a peak transfer rate of 5.0 GT/s. The processor supports up to 46 bits of physical address space  
and 48-bit of virtual address space.  
The following sections will provide an overview of the key processor features and functions that  
help to define the architecture, performance and supported functionality of the server board. For  
more comprehensive processor specific information, refer to the Intel® Xeon® processor E5-  
2600 product family documents listed in the Reference Document list in Chapter 1.  
Processor Core Features:  
.
.
Up to 8 execution cores  
Each core supports two threads (Intel® Hyper-Threading Technology), up to 16 threads  
per socket  
.
.
.
.
.
46-bit physical addressing and 48-bit virtual addressing  
1 GB large page support for server applications  
A 32-KB instruction and 32-KB data first-level cache (L1) for each core  
A 256-KB shared instruction/data mid-level (L2) cache for each core  
Up to 20 MB last level cache (LLC): up to 2.5 MB per core instruction/data last level  
cache (LLC), shared among all cores  
Supported Technologies:  
.
.
Intel® Virtualization Technology (Intel® VT)  
Intel® Virtualization Technology for Directed I/O (Intel® VT-d)  
Revision 1.0  
9
Intel order number: G51989-002  
 
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
.
.
.
.
.
.
.
.
.
.
Intel® Trusted Execution Technology (Intel® TXT)  
Intel® 64 Architecture  
Intel® Streaming SIMD Extensions 4.1 (Intel® SSE4.1)  
Intel® Streaming SIMD Extensions 4.2 (Intel® SSE4.2)  
Intel® Advanced Vector Extensions (Intel® AVX)  
Intel® Hyper-Threading Technology  
Execute Disable Bit  
Intel® Turbo Boost Technology  
Intel® Intelligent Power Technology  
Enhanced Intel® SpeedStep Technology  
3.2.1  
Intel® QuickPath Interconnect  
The Intel® QuickPath Interconnect (QPI) is a high speed, packetized, point-to-point interconnect  
used in the processor. The narrow high-speed links stitch together processors in distributed  
shared memory and integrated I/O platform architecture. It offers much higher bandwidth with  
low latency. The Intel® QuickPath Interconnect has an efficient architecture allowing more  
interconnect performance to be achieved in real systems. It has a snoop protocol optimized for  
low latency and high scalability, as well as packet and lane structures enabling quick  
completions of transactions. Reliability, availability, and serviceability features (RAS) are built into  
the architecture.  
The physical connectivity of each interconnect link is made up of twenty differential signal pairs  
plus a differential forwarded clock. Each port supports a link pair consisting of two uni-directional  
links to complete the connection between two components. This supports traffic in both  
directions simultaneously. To facilitate flexibility and longevity, the interconnect is defined as  
having five layers: Physical, Link, Routing, Transport, and Protocol.  
The Intel® QuickPath Interconnect includes a cache coherency protocol to keep the distributed  
memory and caching structures coherent during system operation. It supports both low-latency  
source snooping and a scalable home snoop behavior. The coherency protocol provides for  
direct cache-to-cache transfers for optimal latency.  
3.2.2  
Intel® Hyper-Threading Technology  
Most Intel® Xeon® processors support Intel® Hyper-Threading Technology. The BIOS detects  
processors that support this feature and enables the feature during POST.  
If the processor supports this feature, the BIOS Setup provides an option to enable or disable  
this feature. The default is enabled.  
3.3 Processor Integrated I/O Module (IIO)  
The processor’s integrated I/O module provides features traditionally supported through chipset  
components. The integrated I/O module provides the following features:  
3.3.1  
PCI Express Interfaces  
The integrated I/O module incorporates the PCI Express interface and supports up to 40 lanes  
of PCI Express. The following tables list the CPU PCIe port connectivity of the Intel® Compute  
Module MFS2600KI.  
10  
Revision 1.0  
Intel order number: G51989-002  
       
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
Table 3. Intel® Compute Module MFS2600KI PCIe Bus Segment Characteristics  
Electrical  
Width  
CPU#  
CPU1  
Device  
Intel® C602-J  
Physical Connector  
N/A  
x4 Gen2  
120 pin  
CPU1  
IO Mezzanine Card  
Mezzanine Card  
Connector  
x8 Gen2  
CPU1  
CPU1  
Intel® I350 NIC  
LSI* 1064e SAS  
N/A  
N/A  
x4 Gen2  
x8 Gen1  
3.3.2  
DMI2 Interface to the PCH  
The platform requires an interface to the legacy Southbridge (PCH) which provides basic,  
legacy functions required for the server platform and operating systems. Since only one PCH is  
required and allowed for the system, CPU2 which does not connect to PCH would use this port  
as a standard x4 PCI Express 2.0 interface.  
3.3.3  
Integrated IOAPIC  
Provides support for PCI Express devices implementing legacy interrupt messages without  
interrupt sharing.  
3.3.4  
Intel® QuickData Technology  
Used for efficient, high bandwidth data movement between two locations in memory or from  
memory to I/O.  
3.4 Memory Subsystem  
3.4.1  
Integrated Memory Controller (IMC) and Memory Subsystem  
CPU 2  
CPU 1  
Figure 5. Intergrated Memory Controller (IMC) and Memory Subsystem  
Integrated into the processor is a memory controller. Each processor provides four DDR3  
channels that support the following:  
.
.
Unbuffered DDR3 and registered DDR3 DIMMs  
LR DIMM (Load Reduced DIMM) for buffered memory solutions demanding higher  
capacity memory subsystems  
Revision 1.0  
11  
Intel order number: G51989-002  
             
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
.
.
.
.
.
.
Independent channel mode or lockstep mode  
Data burst length of eight cycles for all memory organization modes  
Memory DDR3 data transfer rates of 800, 1066, 1333, and 1600 MT/s  
64-bit wide channels plus 8-bits of ECC support for each channel  
DDR3 standard I/O Voltage of 1.5 V and DDR3 Low Voltage of 1.35 V  
1-Gb, 2-Gb, and 4-Gb DDR3 DRAM technologies supported for these devices:  
o UDIMM DDR3 SR x8 and x16 data widths, DR x8 data width  
o RDIMM DDR3 SR,DR, and QR x4 and x8 data widths  
o LRDIMM DDR3 QR x4 and x8 data widths with direct map or with rank  
multiplication  
.
.
.
Up to eight ranks supported per memory channel, 1, 2 or 4 ranks per DIMM  
Open with adaptive idle page close timer or closed page policy  
Per channel memory test and initialization engine can initialize DRAM to all logical zeros  
with valid ECC (with or without data scrambler) or a predefined test pattern  
.
.
.
.
.
Isochronous access support for Quality of Service (QoS)  
Minimum memory configuration: independent channel support with 1 DIMM populated  
Integrated dual SMBus* master controllers  
Command launch modes of 1n/2n  
RAS Support:  
o Rank Level Sparing and Device Tagging  
o Demand and Patrol Scrubbing  
o DRAM Single Device Data Correction (SDDC) for any single x4 or x8 DRAM  
device. Independent channel mode supports x4 SDDC. x8 SDDC requires  
lockstep mode  
o Lockstep mode where channels 0 and 1 and channels 2 and 3 are operated in  
lockstep mode  
o Data scrambling with address to ease detection of write errors to an incorrect  
address.  
o Error reporting through Machine Check Architecture  
o Read Retry during CRC error handling checks by iMC  
o Channel mirroring within a socket  
CPU1 Channel Mirror Pairs (A,B) and (C,D)  
CPU2 Channel Mirror Pairs (E,F) and (G,H)  
o Error Containment Recovery  
.
.
Improved Thermal Throttling with dynamic Closed Loop Thermal Throttling (CLTT)  
Memory thermal monitoring support for DIMM temperature  
3.4.1.1  
Intel® Compute Module MFS2600KI Supported Memory  
Each processor provides four banks of memory, each capable of supporting up to two DIMMs.  
.
.
DIMMs are organized into physical slots on DDR3 memory channels that belong to  
processor sockets.  
The memory channels from processor socket 1 are identified as Channel A, B, C, and D.  
The memory channels from processor socket 2 are identified as Channel E, F, G, and H.  
12  
Revision 1.0  
Intel order number: G51989-002  
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
.
The silk screened DIMM slot identifiers on the board provide information about the  
channel, and therefore the processor to which they belong. For example, DIMM_A1 is  
the first slot on Channel A on processor 1; DIMM_E1 is the first DIMM socket on  
Channel E on processor 2.  
.
.
The memory slots associated with a given processor are unavailable if the  
corresponding processor socket is not populated.  
A processor may be installed without populating the associated memory slots provided  
and a second processor is installed with associated memory. In this case, the memory is  
shared by the processors. However, the platform suffers performance degradation and  
latency due to the remote memory.  
.
Processor sockets are self-contained and autonomous. However, all memory subsystem  
support (such as Memory RAS, Error Management,) in the BIOS setup are applied  
commonly across processor sockets.  
For a complete list of supported memory for the Intel® Compute Module MFS2600KI, refer to the  
Tested Memory List published in the Intel® Server Configurator Tool.  
Table 4. UDIMM Support Guidelines (Preliminary. Subject to Change)  
Ranks  
Per  
DIMM  
and  
Data  
Speed (MT/s) and Voltage Validated by  
Slot per Channel (SPC) and DIMM Per Channel (DPC)2,3  
Memory Capacity Per  
DIMM1  
1 Slot per Channel  
1DPC  
1.35V  
2 Slots per Channel  
2DPC  
1DPC  
Width  
1.5V  
1.35V  
1.5V  
1.35V  
1.5V  
SRx8  
Non-  
ECC  
DRx8  
Non-  
ECC  
SRx16  
Non-  
ECC  
1066,  
1333, 1600  
1GB  
2GB  
2GB 4GB  
4GB 8GB  
n/a  
n/a  
n/a  
n/a  
1066, 1333  
1066, 1333  
1066, 1333  
n/a  
1066, 1333  
1066,  
1333, 1600  
n/a  
n/a  
n/a  
n/a  
1066, 1333  
1066, 1333  
1066,  
1333, 1600  
512MB 1GB 2GB  
SRx8  
ECC  
DRx8  
ECC  
1066,  
1333, 1600  
1GB  
2GB  
2GB 4GB 1066, 1333  
4GB 8GB 1066, 1333  
1066  
1066  
1066, 1333  
1066, 1333  
1066  
1066  
1066, 1333  
1066, 1333  
1066,  
1333, 1600  
Notes:  
1. Supported DRAM Densities are 1Gb, 2Gb, and 4Gb. Only 2Gb and 4Gb are validated by Intel®  
2. Command Address Timing is 1N for 1DPC and 2N for 2DPC  
3. No Support for 3DPC when using UDIMMs  
Supported and Validated  
Supported but not Validate  
Revision 1.0  
13  
Intel order number: G51989-002  
 
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
Table 5. RDIMM Support Guidelines (Preliminary. Subject to Change)  
Ranks  
Per  
DIMM  
and  
Data  
Width  
Speed (MT/s) and Voltage Validated by  
Slot per Channel (SPC) and DIMM Per Channel (DPC)2  
Memory Capacity Per  
DIMM1  
1 Slot per Channel  
1DPC  
2 Slots per Channel  
1DPC  
2DPC  
1.35V  
1066,  
1.5V  
1066,  
1.35V  
1.5V  
1.35V  
1.5V  
1066  
SRx8  
DRx8  
SRx4  
1GB 2GB  
2GB 4GB  
2GB 4GB  
4GB  
8GB  
8GB  
1066, 1333  
1066, 1333  
1066, 1333  
1333 1333, 1600  
1066, 1066,  
1333 1333, 1600  
1066, 1066,  
1333 1333, 1600  
1066,  
1333  
1066  
1066  
1066  
1066, 1333  
1066, 1333  
1066, 1333  
1066, 1333  
1066, 1333  
1066, 1333  
1066, 1333  
1066, 1333  
1066, 1333  
DRx4 4GB 8GB 16GB  
1066  
1066  
1066  
1066  
QRx4  
8GB 16GB 32GB 800  
800  
800  
800  
800  
800  
800  
QRx8  
4GB 8GB 16GB  
800  
Notes:  
1. Supported DRAM Densities are 1Gb, 2Gb, and 4Gb. Only 2Gb and 4Gb are validated by Intel®.  
2. Command Address Timing is 1N  
Supported and Validated  
Supported but not Validate  
TBD  
Table 6. LRDIMM Support Guidelines (Preliminary. Subject to Change)  
Speed (MT/s) and Voltage Validated by  
Slot per Channel (SPC) and DIMM Per Channel (DPC)3,4,5  
Ranks  
Per  
Memory Capacity Per  
DIMM2  
1 Slot per Channel  
1DPC  
2 Slots per Channel  
1DPC and 2DPC  
DIMM  
and Data  
Width1  
QRx4  
(DDP)6  
QRx8  
(P)6  
1.35V  
1.5V  
1.35V  
1.5V  
16GB  
8GB  
32GB  
16GB  
1066, 1333  
1066, 1333  
1066  
1066, 1333  
1066, 1333  
1066, 1333  
1066  
1066, 1333  
Notes:  
1. Physical Rank is used to calculate DIMM Capacity  
2. Supported and validated DRAM Densities are 2Gb and 4Gb  
3. Command address timing is 1N  
4. The speeds are estimated targets and will be verified through simulation  
5. For 3SPC/3DPC Rank Multiplication (RM) >=2  
6. DDP Dual Die Package DRAM stacking. P Planar monolithic DRAM Dies.  
14  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
Supported and Validated  
3.4.2  
Publishing Compute Module Memory  
.
The BIOS displays the “Total Memory” of the compute module during POST if Display  
Logo is disabled in the BIOS setup. This is the total size of memory discovered by the  
BIOS during POST, and is the sum of the individual sizes of installed DDR3 DIMMs in  
the system.  
.
The BIOS displays the “Effective Memory” of the compute module in the BIOS setup.  
The term Effective Memory refers to the total size of all DDR3 DIMMs that are active (not  
disabled) and not used as redundant units.  
.
.
The BIOS provides the total memory of the compute module in the main page of the  
BIOS setup. This total is the same as the amount described by the first bullet above.  
If Display Logo is disabled, the BIOS displays the total system memory on the diagnostic  
screen at the end of POST. This total is the same as the amount described by the first  
bullet above.  
3.4.3  
Memory Map and Population Rules  
The following are generic DIMM population requirements that generally apply to the Intel®  
Compute Module MFS2600KI.  
.
.
DIMM slots on any memory channel must be filled following the “farthest fill first” rule.  
A maximum of eight ranks can be installed on any one channel, counting all ranks in  
each DIMM on the channel.  
.
.
.
.
.
DIMM types (UDIMM, RDIMM, LRDIMM) must not be mixed within or across processor  
sockets.  
Mixing ECC with non-ECC DIMMs (UDIMMs) is not supported within or across  
processor sockets.  
Mixing Low Voltage (1.35V) DIMMs with Standard Voltage (1.5V) DIMMs is not  
supported within or across processor sockets.  
Mixing DIMMs of different frequencies and latencies is not supported within or across  
processor sockets.  
LRDIMM Rank Multiplication Mode and Direct Map Mode must not be mixed within or  
across processor sockets.  
.
.
.
.
Only ECC UDIMMs support Low Voltage 1.35V operation.  
QR RDIMMs may only be installed in DIMM Slot 1 or 2 on a channel.  
Two DPC QR Low Voltage RDIMMs are not supported.  
In order to install 3 QR LRDIMMs on the same channel, they must be operated with  
Rank Multiplication as RM = 2.  
.
.
RAS Modes Lockstep, Rank Sparing, and Mirroring are mutually exclusive in this BIOS.  
Only one operating mode may be selected, and it will be applied to the entire system.  
If a RAS Mode has been configured, and the memory population will not support it  
during boot, the system will fall back to Independent Channel Mode and log and  
display errors  
Revision 1.0  
15  
Intel order number: G51989-002  
   
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
.
.
Rank Sparing Mode is only possible when all channels that are populated with memory  
meet the requirement of having at least two SR or DR DIMM installed, or at least one  
QR DIMM installed, on each populated channel.  
Lockstep or Mirroring Modes require that for any channel pair that is populated with  
memory, the memory population on both channels of the pair must be identically sized.  
DIMM population rules require that DIMMs within a channel be populated starting with the BLUE  
DIMM slot or DIMM farthest from the processor in a “fill-farthest” approach. In addition, when  
populating a Quad-rank DIMM with a Single- or Dual-rank DIMM in the same channel, the  
Quad-rank DIMM must be populated farthest from the processor.  
Table 7. DDR3 RDIMM Population within a Channel  
Configuration  
Number  
DIMM 1  
(Blue Slot)  
Speed  
1N or 2N  
DIMM 2  
1
2
DDR3-1333, and 1066  
DDR3-1333, and 1066  
DDR3-1066  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
Empty  
Empty  
Empty  
Single-rank  
Dual-rank  
Quad-rank  
3
4
DDR3-1333, and 1066  
DDR3-1333, and 1066  
DDR3-1333, and 1066  
DDR3-800  
Single-rank Single-rank  
Single-rank Dual-rank  
5
6
Dual-rank  
Single-rank Quad-rank  
Dual-rank Quad-rank  
Dual-rank  
7
8
DDR3-800  
9
DDR3-800  
Quad-rank Quad-rank  
Single-rank Single-rank  
Single-rank Dual-rank  
10  
11  
12  
13  
14  
15  
16  
DDR3-800  
DDR3-800  
DDR3-800  
Dual-rank  
Dual-rank  
Dual-rank  
Dual-rank  
DDR3-800  
DDR3-800  
Single-rank Quad-rank  
DDR3-800  
Dual-rank  
Dual-rank  
Quad-rank  
Quad-rank  
DDR3-800  
Table 8. DDR3L Low Voltage RDIMM Population within a Channel  
Configuration  
Number  
DIMM 1  
(Blue Slot)  
Speed  
1N or 2N  
DIMM 2  
1
2
3
4
5
6
7
DDR3L-1333, 1066  
DDR3L-1333, 1066  
DDR3L-800  
1N  
1N  
1N  
1N  
1N  
1N  
1N  
Empty  
Empty  
Empty  
Single-rank  
Dual-rank  
Quad-rank  
DDR3L-1066  
Single-rank Single-rank  
Single-rank Dual-rank  
DDR3L-1066  
DDR3L-1066  
Dual-rank  
Dual-rank  
DDR3L- 800  
Single-rank Quad-rank  
16  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
Table 9. DDR3 UDIMM Population within a Channel  
Configuration  
Number  
DIMM 1  
Speed  
1N or 2N  
1N  
DIMM 2  
Empty  
(Blue Slot)  
Single-rank  
Dual-rank  
Single-rank  
Dual-rank  
Dual-rank  
1
2
3
4
5
DDR3-1333, and 1066  
DDR3-1333, and 1066  
DDR3-1333, and 1066  
DDR3-1333, and 1066  
DDR3-1333, and 1066  
1N  
Empty  
2N  
Single-rank  
Single-rank  
Dual-rank  
2N  
2N  
Table 10. DDR3L Low Voltage UDIMM Poplulation within a Channel  
Configuration  
Number  
DIMM 1  
(Blue Slot)  
Speed  
1N or 2N  
1N  
DIMM 2  
Empty  
1
2
3
4
5
DDR3-1333,1066  
DDR3-1333, 1066  
DDR3-1066  
Single-rank  
Dual-rank  
Single-rank  
Dual-rank  
Dual-rank  
1N  
Empty  
2N  
Single-rank  
Single-rank  
Dual-rank  
2N  
DDR3-1066  
2N  
DDR3-1066  
Revision 1.0  
17  
Intel order number: G51989-002  
   
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
Figure 6. DIMM Slot Order  
3.4.3.1  
Memory Subsystem Nomenclature  
The nomenclature for DIMM sockets implemented on the Intel® Compute Module MFS2600KI is  
detailed in the following table.  
Table 11. Intel® Compute Module MFS2600KI DIMM Nomenclature  
Processor Socket 1  
Processor Socket 2  
(0)  
(1)  
(2)  
(3)  
(0)  
(1)  
(2)  
(3)  
Channel A  
Channel B  
Channel C  
Channel D  
Channel E  
Channel F  
Channel G  
Channel H  
A1  
A2  
B1  
B2  
C1  
C2  
D1  
D2  
E1  
E2  
F1  
F2  
G1  
G2  
H1  
H2  
18  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
3.4.3.2  
Publishing System Memory  
The BIOS displays the “Total Memory” of the system during POST if Quite Boot is disabled in  
the BIOS setup. This is the total size of memory discovered by the BIOS during POST, and is  
the sum of the individual sizes of installed DDR3 DIMMs in the system.  
The BIOS displays the “Effective Memory” of the system in the BIOS setup. The term Effective  
Memory refers to the total size of all DDR3 DIMMs that are active (not disabled) and not used  
as redundant units.  
The BIOS provides the total memory of the system in the main page of the BIOS setup. This  
total is the same as the amount described by the first bullet above.  
If Quite Boot is disabled, the BIOS displays the total system memory on the diagnostic screen at  
the end of POST. This total is the same as the amount described by the first bullet above.  
3.4.4  
Memory RAS  
RAS Features  
3.4.4.1  
The Compute Module supports the following memory RAS features:  
.
.
.
.
Independent Channel Mode  
Rank Sparing Mode  
Mirrored Channel Mode  
Lockstep Channel Mode  
Regardless of RAS mode, the requirements for populating within a channel given in the section  
3.3.3 must be met at all times. Note that support of RAS modes that require matching DIMM  
population between channels (Mirrored and Lockstep) require that ECC DIMMs be populated.  
Independent Channel Mode is the only mode that supports non-ECC DIMMs in addition to ECC  
DIMMs.  
For RAS modes that require matching populations, the same slot positions across channels  
must hold the same DIMM type with regards to size and organization. DIMM timings do not  
have to match but timings will be set to support all DIMMs populated (that is, DIMMs with slower  
timings will force faster DIMMs to the slower common timing modes).  
3.4.4.2  
Independent Channel Mode  
Channels can be populated in any order in Independent Channel Mode. All four channels may  
be populated in any order and have no matching requirements. All channels must run at the  
same interface frequency but individual channels may run at different DIMM timings (RAS  
latency, CAS Latency, and so forth).  
3.4.4.3  
Rank Sparing Mode  
In Rank Sparing Mode, one rank is a spare of the other ranks on the same channel. The spare  
rank is held in reserve and is not available as system memory. The spare rank must have  
identical or larger memory capacity than all the other ranks (sparing source ranks) on the same  
channel. After sparing, the sparing source rank will be lost.  
Revision 1.0  
19  
Intel order number: G51989-002  
 
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
3.4.4.4  
Mirrored Channel Mode  
In Mirrored Channel Mode, the memory contents are mirrored between Channel 0 and Channel 2  
and also between Channel 1 and Channel 3. As a result of the mirroring, the total physical  
memory available to the system is half of what is populated. Mirrored Channel Mode requires  
that Channel 0 and Channel 2, and Channel 1 and Channel 3 must be populated identically with  
regards to size and organization. DIMM slot populations within a channel do not have to be  
identical but the same DIMM slot location across Channel 0 and Channel 2 and across Channel  
1 and Channel 3 must be populated the same.  
3.4.4.5  
Lockstep Channel Mode  
In Lockstep Channel Mode, each memory access is a 128-bit data access that spans Channel 0  
and Channel 1, and Channel 2 and Channel 3. Lockstep Channel mode is the only RAS mode  
that allows SDDC for x8 devices. Lockstep Channel Mode requires that Channel 0 and Channel  
1, and Channel 2 and Channel 3 must be populated identically with regards to size and  
organization. DIMM slot populations within a channel do not have to be identical but the same  
DIMM slot location across Channel 0 and Channel 1 and across Channel 2 and Channel 3 must  
be populated the same.  
3.5 Intel® C602-J Chipset Overvew  
The Intel® C602-J chipset in the Intel® Compute Module MFS2600KI provide a connection point  
between various I/O components and Intel® Xeon E5-2600 processors, which includes the  
following core platform functions:  
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
Digital Media Interface (DMI)  
PCI Express* Interface  
Serial ATA (SATA) Controller  
Serial Attached SCSI (SAS)/SATA Controller  
AHCI  
Rapid Storage Technology  
PCI Interface  
Low Pin Count (LPC) Interface  
Serial Peripheral Interface (SPI)  
Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)  
Advanced Programmable Interrupt Controller (APIC)  
Universal Serial Bus (USB) Controllers  
Gigabit Ethernet Controller  
RTC  
GPIO  
Enhanced Power Management  
Intel® Active Management Technology (Intel® AMT)  
Manageability  
System Management Bus (SMBus* 2.0)  
Integrated NVSRAM controller  
Virtualization Technology for Directed I/O (Intel® VT-d)  
20  
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
.
.
JTAG Boundary-Scan  
KVM/Serial Over LAN (SOL) Function  
3.5.1  
Digital Media Interface (DMI)  
Digital Media Interface (DMI) is the chip-to-chip connection between the processor and Intel®  
C602-J chipset. This high-speed interface integrates advanced priority-based servicing allowing  
for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely  
software-transparent, permitting current and legacy software to operate normally.  
3.5.2  
PCI Express* Interface  
The Intel® C602-J chipset provides up to eight PCI Express Root Ports, supporting the PCI  
Express Base Specification, Revision 2.0. Each Root Port x1 lane supports up to 5 Gb/s  
bandwidth in each direction (10 Gb/s concurrent). PCI Express Root Ports 1-4 or Ports 5-8 can  
independently be configured to support four x1s, two x2s, one x2 and two x1s, or one x4 port  
widths.  
3.5.3  
Serial ATA (SATA) Controller  
The Intel® C602-J chipset has two integrated SATA host controllers that support independent  
DMA operation on up to six ports and supports data transfer rates of up to 6.0 Gb/s (600 MB/s)  
on up to two ports (Port 0 and 1 Only) while all ports support rates up to 3.0 Gb/s (300 MB/s)  
and up to 1.5 Gb/s (150 MB/s). The SATA controller contains two modes of operation a legacy  
mode using I/O space, and an AHCI mode using memory space. Software that uses legacy  
mode will not have AHCI capabilities.  
The Intel® C602-J chipset supports the Serial ATA Specification, Revision 3.0. The Intel® C602-  
J also supports several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0  
Specification, Revision 1.0 (AHCI support is required for some elements).  
3.5.4  
Low Pin Count (LPC) Interface  
The Intel® C602-J chipset implements an LPC Interface as described in the LPC 1.1  
Specification. The Low Pin Count (LPC) bridge function of the Intel® C602-J resides in PCI  
Device 31: Function 0. In addition to the LPC bridge interface function, D31:F0 contains other  
functional units including DMA, interrupt controllers, timers, power management, system  
management, GPIO, and RTC.  
3.5.5  
Serial Peripheral Interface (SPI)  
The Intel® C602-J chipset implements an SPI Interface as an alternative interface for the BIOS  
flash device. The SPI flash is required to support Gigabit Ethernet and Intel® Active  
Management Technology. The Intel® C602-J chipset supports up to two SPI flash devices with  
speeds up to 50 MHz.  
3.5.6  
Advanced Programmable Interrupt Controller (APIC)  
In addition to the standard ISA compatible Programmable Interrupt controller (PIC) described in  
the previous section, the Intel® C602-J incorporates the Advanced Programmable Interrupt  
Controller (APIC).  
Revision 1.0  
21  
Intel order number: G51989-002  
           
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
3.5.7  
Universal Serial Bus (USB) Controllers  
The Intel® C602-J chipset has up to two Enhanced Host Controller Interface (EHCI) host  
controllers that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up  
to 480 Mb/s which is 40 times faster than full-speed USB. The Intel® C602-J chipset supports up  
to fourteen USB 2.0 ports. All fourteen ports are high-speed, full-speed, and low-speed capable.  
.
.
Four external connectors are located on the front of the compute module.  
One internal 2x5 header is provided, capable of supporting a low-profile USB solid  
state drive.  
.
Two ports are routed to the Integrated BMC to support rKVM.  
3.6 Integrated Baseboard Management Controller Overview  
The Intel® Computer Module MFS2600KI utilizes the I/O controller, Graphics Controller, and  
Baseboard Management features of the Emulex* Pilot-III Management Controller. The following  
is an overview of the features as implemented on the server board from each  
embedded controller.  
Figure 7. Integrated BMC Functional Block Diagram  
3.6.1  
Super I/O Controller  
The integrated super I/O controller provides support for the following features as implemented  
on the server board:  
22  
Revision 1.0  
Intel order number: G51989-002  
       
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
.
.
.
.
Two Fully Functional Serial Ports, compatible with the 16C550  
Serial IRQ Support  
Up to 16 Shared direct GPIO’s  
Serial GPIO support for 80 general purpose inputs and 80 general purpose outputs  
available for host processor  
.
.
.
.
Programmable Wake-up Event Support  
Plug and Play Register Set  
Power Supply Control  
Host SPI bridge for system BIOS support  
3.6.1.1  
Keyboard and Mouse Support  
The Intel® Computer Module MFS2600KI does not support PS/2 interface keyboards and mice.  
However, the system BIOS recognizes USB specification-compliant keyboard and mice.  
3.6.1.2  
Wake-up Control  
The super I/O contains functionality that allows various events to power on and power off  
the system.  
3.6.2  
Graphics Controller and Video Support  
The integrated graphics controller provides support for the following features as implemented on  
the server board:  
.
.
Integrated Graphics Core with 2D Hardware accelerator  
DDR-3 memory interface with 16 MB of memory allocated and reported for graphics  
memory  
.
.
High speed Integrated 24-bit RAMDAC  
Single lane PCI-Express host interface running at Gen 1 speed  
The integrated video controller supports all standard IBM VGA modes. The following table  
shows the 2D modes supported for both CRT and LCD:  
Table 12. Video Modes  
2D Mode  
2D Video Mode Support  
8 bpp 16 bpp 24 bpp 32 bpp  
640x480  
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
800x600  
1024x768  
1152x864  
1280x1024  
1600x1200**  
Revision 1.0  
23  
Intel order number: G51989-002  
   
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
** Video resolutions at 1600x1200 and higher are only supported through the  
external video connector located on the rear I/O section of the server board.  
Utilizing the optional front panel video connector may result in lower video  
resolutions.  
The server board provides two video interfaces. The primary video interface is accessed using a  
standard 15-pin VGA connector found on the back edge of the server board. In addition, video  
signals are routed to a 14-pin header labeled “FP_Video” on the leading edge of the server  
board, allowing for the option of cabling to a front panel video connector. Attaching a monitor to  
the front panel video connector will disable the primary external video connector on the back  
edge of the board.  
The BIOS supports dual-video mode when an add-in video card is installed.  
.
.
In the single mode (dual monitor video = disabled), the on-board video controller is  
disabled when an add-in video card is detected.  
In the dual mode (on-board video = enabled, dual monitor video = enabled), the on-  
board video controller is enabled and is the primary video device. The add-in video card  
is allocated resources and is considered the secondary video device. The BIOS Setup  
utility provides options to configure the feature as follows:  
Table 13. Video mode  
Enabled  
Disabled  
Enabled  
Disabled  
On-board Video  
Dual Monitor Video  
Shaded if on-board video is set to "Disabled"  
3.6.3  
Baseboard Management Controller  
The server board utilizes the following features of the embedded baseboard management  
controller.  
.
.
.
.
.
.
.
.
.
.
IPMI 2.0 Compliant  
400MHz 32-bit ARM9 processor with memory management unit (MMU)  
Two independent10/100/1000 Ethernet Controllers with RMII/RGMII support  
DDR2/3 16-bit interface with up to 800 MHz operation  
12 10-bit ADCs  
Fourteen fan tachometers  
Eight Pulse Width Modulators (PWM)  
Chassis intrusion logic  
JTAG Master  
Eight I2C interfaces with master-slave and SMBus* timeout support. All interfaces are  
SMBus* 2.0 compliant.  
.
.
.
.
.
Parallel general-purpose I/O Ports (16 direct, 32 shared)  
Serial general-purpose I/O Ports (80 in and 80 out)  
Three UARTs  
Platform Environmental Control Interface (PECI)  
Six general-purpose timers  
24  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
Functional Architecture  
.
.
.
.
.
.
.
.
.
.
Interrupt controller  
Multiple SPI flash interfaces  
NAND/Memory interface  
Sixteen mailbox registers for communication between the BMC and host  
LPC ROM interface  
BMC watchdog timer capability  
SD/MMC card controller with DMA support  
LED support with programmable blink rate controls on GPIOs  
Port 80h snooping capability  
Secondary Service Processor (SSP), which provides the HW capability of off-loading  
time critical processing tasks from the main ARM core.  
3.6.3.1  
Remote Keyboard, Video, Mouse, and Storage (KVMS) Support  
.
USB 2.0 interface for Keyboard, Mouse and Remote storage such as CD/DVD ROM  
and floppy  
.
.
.
.
.
.
USB 1.1/USB 2.0 interface for PS2 to USB bridging, remote Keyboard and Mouse  
Hardware Based Video Compression and Redirection Logic  
Supports both text and Graphics redirection  
Hardware assisted Video redirection using the Frame Processing Engine  
Direct interface to the Integrated Graphics Controller registers and Frame buffer  
Hardware-based encryption engine  
3.6.3.2  
Integrated BMC Embedded LAN Channel  
The Integrated BMC hardware includes two dedicated 10/100 network interfaces. These  
interfaces are not shared with the host system. At any time, only one dedicated interface may  
be enabled for management traffic. The default active interface is the NIC 1 port.  
3.7 Network Interface Controller (NIC)  
Network interface support is provided from the on-board Intel® I350 NIC, which is a single,  
compact component with two fully integrated GbE Media Access Control (MAC) and Physical  
Layer (PHY) ports. The on-board Intel® I350 NIC provides the Compute Module with support for  
dual LAN ports designed for 1000 Mbps operation.  
The Intel® I350 device provides two standard IEEE 802.3 Ethernet interface through its  
SERDES interfaces. Each network interface controller (NIC) drives two LEDs (1 per port)  
located on the front panel. The LED indicates transmit/receive activity when blinking.  
Table 14. NIC LED BEHAVIOR  
LED Color  
LED State  
NIC State  
On  
Link  
Green  
Blinking  
Transmit / Receive activity  
Revision 1.0  
25  
Intel order number: G51989-002  
   
Functional Architecture  
Intel® Compute Module MFS2600KI TPS  
Intel® I350 NIC will be used in conjunction with the Emulex* Pilot-III Management Controller for  
out of band Management traffic. The BMC will communicate with Intel® I350 NIC over a NC-SI  
interface (RMII physical). Intel® I350 NIC will be on standby power so that the BMC can send  
management traffic over the NC-SI interface to the network during sleep state S5.  
3.8 Intel® Virtualization Technology for Directed I/O (Intel® VT-d)  
The Intel® C602-J chipset provides hardware support for implementation of Intel® Virtualization  
Technology with Directed I/O (Intel® VT-d). Intel® VT-d consists of technology components that  
support the virtualization of platforms based on Intel® Architecture Processors. Intel® VT-d  
Technology enables multiple operating systems and applications to run in independent  
partitions. A partition behaves like a virtual machine (VM) and provides isolation and protection  
across partitions. Each partition is allocated its own subset of host physical memory.  
26  
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
System Security  
4. System Security  
4.1 BIOS Password Protection  
The BIOS uses passwords to prevent unauthorized tampering with the server setup. Passwords  
can restrict entry to the BIOS Setup, restrict use of the Boot Popup menu, and suppress  
automatic USB device reordering.  
There is also an option to require a Power On password entry in order to boot the system. If the  
Power On Password function is enabled in Setup, the BIOS will halt early in POST to request a  
password before continuing POST.  
Both Administrator and User passwords are supported by the BIOS. An Administrator password  
must be installed in order to set the User password. The maximum length of a password is  
14 characters. A password can have alphanumeric (a-z, A-Z, 0-9) characters and it is case  
sensitive. Certain special characters are also allowed, from the following set:  
! @ # $ % ^ & * ( ) - _ + = ?  
The Administrator and User passwords must be different from each other. An error message will  
be displayed if there is an attempt to enter the same password for one as for the other.  
The use of “Strong Passwords” is encouraged, but not required. In order to meet the criteria for  
a “Strong Password”, the password entered must be at least 8 characters in length, and must  
include at least one each of alphabetic, numeric, and special characters. If a “weak” password is  
entered, a popup warning message will be displayed, although the weak password will  
be accepted.  
Once set, a password can be cleared by changing it to a null string. This requires the  
Administrator password, and must be done through BIOS Setup or other explicit means of  
changing the passwords. Clearing the Administrator password will also clear the  
User password.  
Alternatively, the passwords can be cleared by using the Password Clear jumper if necessary.  
Resetting the BIOS configuration settings to default values (by any method) has no effect on the  
Administrator and User passwords.  
Entering the User password allows the user to modify only the System Time and System Date in  
the Setup Main screen. Other setup fields can be modified only if the Administrator password  
has been entered. If any password is set, a password is required to enter the BIOS setup.  
The Administrator has control over all fields in the BIOS setup, including the ability to clear the  
User password and the Administrator password.  
It is strongly recommended that at least an Administrator Password be set, since not having set  
a password gives everyone who boots the system the equivalent of Administrative access.  
Unless an Administrator password is installed, any User can go into Setup and change BIOS  
settings at will.  
In addition to restricting access to most Setup fields to viewing only when a User password is  
entered, defining a User password imposes restrictions on booting the system. In order to  
simply boot in the defined boot order, no password is required. However, the F6 Boot popup  
Revision 1.0  
27  
Intel order number: G51989-002  
   
System Security  
Intel® Compute Module MFS2600KI TPS  
prompts for a password, and can only be used with the Administrator password. Also, when a  
User password is defined, it suppresses the USB Reordering that occurs, if enabled, when a  
new USB boot device is attached to the system. A User is restricted from booting in anything  
other than the Boot Order defined in the Setup by an Administrator.  
As a security measure, if a User or Administrator enters an incorrect password three times in a  
row during the boot sequence, the system is placed into a halt state. A system reset is required  
to exit out of the halt state. This feature makes it more difficult to guess or break a password.  
In addition, on the next successful reboot, the Error Manager displays a Major Error code 0048,  
which also logs a SEL event to alert the authorized user or administrator that a password  
access failure has occurred.  
4.2 Trusted Platform Module (TPM) Support  
The Trusted Platform Module (TPM) option is a hardware-based security device that addresses  
the growing concern on boot process integrity and offers better data protection. TPM protects  
the system start-up process by ensuring it is tamper-free before releasing system control to the  
operating system. A TPM device provides secured storage to store data, such as security keys  
and passwords. In addition, a TPM device has encryption and hash functions. The compute  
module implements TPM as per TPM PC Client Specifications revision 1.2 by the Trusted  
Computing Group (TCG).  
A TPM device is optionally installed onto a high density 14-pin connector labeled “TPM” on the  
compute module, and is secured from external software attacks and physical theft. A pre-boot  
environment, such as the BIOS and operating system loader, uses the TPM to collect and store  
unique measurements from multiple factors within the boot process to create a system  
fingerprint. This unique fingerprint remains the same unless the pre-boot environment is  
tampered with. Therefore, it is used to compare to future measurements to verify the integrity of  
the boot process.  
After the system BIOS completes the measurement of its boot process, it hands off control to  
the operating system loader and in turn to the operating system. If the operating system is TPM-  
enabled, it compares the BIOS TPM measurements to those of previous boots to make sure the  
system was not tampered with before continuing the operating system boot process. Once the  
operating system is in operation, it optionally uses TPM to provide additional system and data  
security (for example, Microsoft Vista* supports Bitlocker drive encryption).  
4.2.1  
TPM security BIOS  
The BIOS TPM support conforms to the TPM PC Client Implementation Specification for  
Conventional BIOS and to the TPM Interface Specification, and the Microsoft Windows  
BitLocker* Requirements. The role of the BIOS for TPM security includes the following:  
.
Measures and stores the boot process in the TPM microcontroller to allow a TPM  
enabled operating system to verify system boot integrity.  
.
.
Produces EFI and legacy interfaces to a TPM-enabled operating system for using TPM.  
Produces ACPI TPM device and methods to allow a TPM-enabled operating system to  
send TPM administrative command requests to the BIOS.  
28  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
System Security  
.
.
Verifies operator physical presence. Confirms and executes operating system TPM  
administrative command requests.  
Provides BIOS Setup options to change TPM security states and to clear TPM  
ownership.  
For additional details, refer to the TCG PC Client Specific Implementation Specification, the  
TCG PC Client Specific Physical Presence Interface Specification, and the Microsoft BitLocker*  
Requirement documents.  
4.2.2  
Physical Presence  
Administrative operations to the TPM require TPM ownership or physical presence indication by  
the operator to confirm the execution of administrative operations. The BIOS implements the  
operator presence indication by verifying the setup Administrator password.  
A TPM administrative sequence invoked from the operating system proceeds as follows:  
1. User makes a TPM administrative request through the operating system’s security software.  
2. The operating system requests the BIOS to execute the TPM administrative command  
through TPM ACPI methods and then resets the system.  
3. The BIOS verifies the physical presence and confirms the command with the operator.  
4. The BIOS executes TPM administrative command(s), inhibits BIOS Setup entry and boots  
directly to the operating system which requested the TPM command(s).  
4.2.3  
TPM Security Setup Options  
The BIOS TPM Setup allows the operator to view the current TPM state and to carry out  
rudimentary TPM administrative operations. Performing TPM administrative options through the  
BIOS setup requires TPM physical presence verification.  
Using BIOS TPM Setup, the operator can turn ON or OFF TPM functionality and clear the TPM  
ownership contents. After the requested TPM BIOS Setup operation is carried out, the option  
reverts to No Operation.  
The BIOS TPM Setup also displays the current state of the TPM, whether TPM is enabled or  
disabled and activated or deactivated. Note that while using TPM, a TPM-enabled operating  
system or application may change the TPM state independent of the BIOS setup. When an  
operating system modifies the TPM state, the BIOS Setup displays the updated TPM state.  
The BIOS Setup TPM Clear option allows the operator to clear the TPM ownership key and  
allows the operator to take control of the system with TPM. You use this option to clear security  
settings for a newly initialized system or to clear a system for which the TPM ownership security  
key was lost.  
Revision 1.0  
29  
Intel order number: G51989-002  
   
System Security  
Intel® Compute Module MFS2600KI TPS  
4.3 Intel® Trusted Execution Technology  
The Intel® Xeon® Processor E5-2600 support Intel® Trusted Execution Technology (Intel® TXT),  
which is a robust security environment. Designed to help protect against software-based  
attacks, Intel® Trusted Execution Technology integrates new security features and capabilities  
into the processor, chipset and other platform components. When used in conjunction with Intel®  
Virtualization Technology, Intel® Trusted Execution Technology provides hardware-rooted trust  
for your virtual applications.  
This hardware-rooted security provides a general-purpose, safer computing environment  
capable of running a wide variety of operating systems and applications to increase the  
confidentiality and integrity of sensitive information without compromising the usability of  
the platform.  
Intel® Trusted Execution Technology requires a computer system with Intel® Virtualization  
Technology enabled (both VT-x and VT-d), an Intel® Trusted Execution Technology-enabled  
processor, chipset and BIOS, Authenticated Code Modules, and an Intel® Trusted Execution  
Technology compatible measured launched environment (MLE). The MLE could consist of a  
virtual machine monitor, an OS or an application. In addition, Intel® Trusted Execution  
Technology requires the system to include a TPM v1.2, as defined by the Trusted Computing  
Group TPM PC Client Specifications, Revision 1.2.  
When available, Intel® Trusted Execution Technology can be enabled or disabled in the  
processor by a BIOS Setup option.  
For general information about Intel® TXT, visit the Intel® Trusted Execution Technology website,  
30  
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Connector/Header Locations and Pin-outs  
5. Connector/Header Locations and Pin-outs  
5.1 Board Connector Information  
The following section provides detailed information regarding all connectors, headers, and  
jumpers on the compute module. The following table lists all connector types available on the  
board and the corresponding reference designators printed on the silkscreen.  
Table 15. Board Connector Matrix  
Connector  
Quantity  
Reference Designators  
Power Connector  
1
J1A1  
J3A1  
Midplane Signal Connector  
CPU  
1
2
CPU1(U6H1), CPU2(U7C1)  
J9J2, J9J1, J8J2, J8J1, J5F1,J4F3,  
J4F2,J4F1, J4B1, J4B2, J4B3, J5B1, J8E1,  
J9E1, J9E2, and J9E3  
Main Memory  
16  
I/O Mezzanine  
Battery  
2
1
1
1
1
1
1
1
1
1
J1D2, J2A1  
BT7K1  
J1H3  
TypeA USB  
Serial Port A  
Video connector  
USB connector  
eUSB  
J4K1  
J2K1  
J1K2, J1K3  
J1K1  
TPM  
J1J2  
SATA DOM  
Power button  
J1G1  
S9K1  
5.2 Power Connectors  
The power connection is obtained using a 2x2 FCI Airmax* power connector. The following  
table defines the power connector pin-out.  
Table 16. Power Connector Pin-out (J1A1)  
Position  
Signal  
+12 Vdc  
1
2
3
4
GND  
GND  
+12 Vdc  
Revision 1.0  
31  
Intel order number: G51989-002  
         
Connector/Header Locations and Pin-outs  
Intel® Compute Module MFS2600KI TPS  
5.3 I/O Connector Pin-out Definition  
5.3.1  
VGA Connector  
The following table details the pin-out definition of the VGA connector (J2K1).  
Table 17. VGA Connector Pin-out (J2K1)  
Pin  
Signal Name  
V_IO_R_CONN  
Description  
Red (analog color signal R)  
1
2
V_IO_G_CONN  
V_IO_B_CONN  
TP_VID_CONN_B4  
GND  
Green (analog color signal G)  
Blue (analog color signal B)  
No connection  
Ground  
3
4
5
6
GND  
Ground  
7
GND  
Ground  
8
GND  
Ground  
9
P5V_VID_CONN_9  
GND  
P5V  
10  
11  
12  
13  
14  
15  
Ground  
TP_VID_CONN_B11  
V_IO_DDCDAT  
V_IO_HSYNC_CONN  
V_IO_VSYNC_CONN  
V_IO_DDCCLK  
No connection  
DDCDAT  
HSYNC (horizontal sync)  
VSYNC (vertical sync)  
DDCCLK  
5.3.2  
I/O Mezzanine Card Connector  
The compute module provides an internal 120-pin Tyco dual-row receptacle (J1D2) and a Tyco  
40-pin dual-row receptacle (J2A1) to accommodate high-speed I/O expansion modules, which  
expands the I/O capabilities of the compute module. The following table details the pin-out of  
the Intel® I/O expansion module connector.  
32  
Revision 1.0  
Intel order number: G51989-002  
       
Intel® Compute Module MFS2600KI TPS  
Connector/Header Locations and Pin-outs  
Table 18. 120-pin I/O Mezzanine Card Connector Pin-out  
Signal Name Pin Signal Name Pin  
P5V  
1
P5V  
2
GND  
P3V3  
P3V3  
P3V3  
GND  
3
GND  
P3V3  
P3V3  
P3V3  
GND  
4
5
6
7
8
9
10  
12  
14  
16  
18  
20  
22  
24  
26  
28  
30  
32  
34  
36  
38  
40  
42  
44  
46  
48  
50  
52  
54  
56  
58  
60  
62  
64  
66  
68  
70  
72  
74  
76  
78  
80  
82  
84  
86  
88  
11  
13  
15  
17  
19  
21  
23  
25  
27  
29  
31  
33  
35  
37  
39  
41  
43  
45  
47  
49  
51  
53  
55  
57  
59  
61  
63  
65  
67  
69  
71  
73  
75  
77  
79  
81  
83  
85  
87  
P3V3AUX  
P3V3AUX  
SMB_SDA  
HSC0_LNK_LED  
HSC1_LNK_LED  
HSC2_LNK_LED  
HSC3_LNK_LED  
GND  
P3V3AUX  
P3V3AUX  
SMB_SCL  
HSC0_ACT_LED  
HSC1_ACT_LED  
HSC2_ACT_LED  
HSC3_ACT_LED  
WAKE_N  
Rsvd  
GND  
Rsvd  
GND  
GND  
PCIe_0_A_TXP  
PCIe_0_A_TXN  
GND  
GND  
PCIe_0_A_RXP  
PCIe_0_A_RXN  
GND  
GND  
PCIe_0_B_TXP  
PCIe_0_B_TXN  
GND  
GND  
PCIe_0_B_RXP  
PCIe_0_B_RXN  
GND  
GND  
PCIe_0_C_TXP  
PCIe_0_C_TXN  
GND  
GND  
PCIe_0_C_RXP  
PCIe_0_C_RXN  
GND  
GND  
PCIe_0_D_TXP  
PCIe_0_D_TXN  
GND  
GND  
PCIe_0_D_RXP  
PCIe_0_D_RXN  
GND  
GND  
PCIe_1_A_TXP  
PCIe_1_A_TXN  
GND  
GND  
PCIe_1_A_RXP  
PCIe_1_A_RXN  
GND  
GND  
PCIe_1_B_TXP  
PCIe_1_B_TXN  
GND  
GND  
PCIe_1_B_RXP  
PCIe_1_B_RXN  
GND  
GND  
PCIe_1_C_TXP  
PCIe_1_C_TXN  
GND  
GND  
PCIe_1_C_RXP  
PCIe_1_C_RXN  
GND  
Revision 1.0  
33  
Intel order number: G51989-002  
 
Connector/Header Locations and Pin-outs  
Intel® Compute Module MFS2600KI TPS  
Signal Name  
Pin  
Signal Name  
PCIe_1_D_TXP  
Pin  
GND  
89  
90  
GND  
91  
PCIe_1_D_TXN  
GND  
92  
PCIe_1_D_RXP  
93  
94  
PCIe_1_D_RXN  
95  
GND  
96  
GND  
97  
Mezz_Present  
Reset_N  
GND  
98  
GND  
99  
100  
102  
104  
106  
108  
110  
112  
114  
116  
118  
120  
Clk0_100M_PCIE_P  
101  
103  
105  
107  
109  
111  
113  
115  
117  
119  
Clk0_100M_PCIE_N  
GND  
GND  
GND  
Rsvd  
Rsvd  
Rsvd  
P12V  
P12V  
P12V  
Rsvd  
Rsvd  
GND  
Rsvd  
Rsvd  
P12V  
P12V  
P12V  
Table 19. 120-pin I/O Mezzanine Card Connector Signal Definitions  
Signal Name  
PCIe_0_A_TXP  
Signal Description  
PCIe TX+ of Lane A Link 0  
Purpose  
Host connect  
Connector Location  
34  
36  
37  
39  
42  
44  
45  
47  
50  
52  
53  
55  
58  
60  
61  
63  
66  
68  
69  
71  
74  
76  
78  
79  
82  
PCIe_0_A_TXN  
PCIe_0_A_RXP  
PCIe_0_A_RXN  
PCIe_0_B_TXP  
PCIe_0_B_TXN  
PCIe_0_B_RXP  
PCIe_0_B_RXN  
PCIe_0_C_TXP  
PCIe_0_C_TXN  
PCIe_0_C_RXP  
PCIe_0_C_RXN  
PCIe_0_D_TXP  
PCIe_0_D_TXN  
PCIe_0_D_RXP  
PCIe_0_D_RXN  
PCIe_1_A_TXP  
PCIe_1_A_TXN  
PCIe_1_A_RXP  
PCIe_1_A_RXN  
PCIe_1_B_TXP  
PCIe_1_B_TXN  
PCIe_1_B_RXP  
PCIe_1_B_RXN  
PCIe_1_C_TXP  
PCIe TX- of Lane A Link 0  
PCIe RX+ of Lane A Link 0  
PCIe RX- of Lane A Link 0  
PCIe TX+ of Lane B Link 0  
PCIe TX- of Lane B Link 0  
PCIe RX+ of Lane B Link 0  
PCIe RX- of Lane B Link 0  
PCIe TX+ of Lane C Link 0  
PCIe TX- of Lane C Link 0  
PCIe RX+ of Lane C Link 0  
PCIe RX- of Lane C Link 0  
PCIe TX+ of Lane D Link 0  
PCIe TX- of Lane D Link 0  
PCIe RX+ of Lane D Link 0  
PCIe RX- of Lane D Link 0  
PCIe TX+ of Lane A Link 1  
PCIe TX- of Lane A Link 1  
PCIe RX+ of Lane A Link 1  
PCIe RX- of Lane A Link 1  
PCIe TX+ of Lane B Link 1  
PCIe TX- of Lane B Link 1  
PCIe RX+ of Lane B Link 1  
PCIe RX- of Lane B Link 1  
PCIe TX+ of Lane C Link 1  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
34  
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Signal Name  
Connector/Header Locations and Pin-outs  
Signal Description  
Purpose  
Host connect  
Connector Location  
PCIe_1_C_TXN  
PCIe_1_C_RXP  
PCIe_1_C_RXN  
PCIe_1_D_TXP  
PCIe_1_D_TXN  
PCIe_1_D_RXP  
PCIe_1_D_RXN  
Clk0_100M_PCIe_P  
Clk0_100M_PCIe_N  
SMB_SCL  
PCIe TX- of Lane C Link 1  
PCIe RX+ of Lane C Link 1  
PCIe RX- of Lane C Link 1  
PCIe TX+ of Lane D Link 1  
PCIe TX- of Lane D Link 1  
PCIe RX+ of Lane D Link 1  
PCIe RX- of Lane D Link 1  
100MHz clk +  
84  
85  
87  
90  
92  
93  
95  
101  
103  
18  
17  
19  
21  
23  
25  
20  
22  
24  
26  
28  
100  
98  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
Host connect  
PCIe Clk  
100MHz clk -  
PCIe Clk  
SMBus* Clock  
Mngt connect  
Mngt connect  
LED control  
LED control  
LED control  
LED control  
LED control  
LED control  
LED control  
LED control  
Wake on LAN  
Mezz Reset  
SMB_SDA  
SMBus* Data  
HSC_0_LNK_LED  
HSC_1_LNK_LED  
HSC_2_LNK_LED  
HSC_3_LNK_LED  
HSC_0_ACT_LED  
HSC_1_ACT_LED  
HSC_2_ACT_LED  
HSC_3_ACT_LED  
WAKE_N  
HSC 0 Link LED driver  
HSC 1 Link LED driver  
HSC 2 Link LED driver  
HSC 3 Link LED driver  
HSC 0 Activity LED driver  
HSC 1 Activity LED driver  
HSC 2 Activity LED driver  
HSC 3 Activity LED driver  
PCIe WAKE_N signal  
Reset signal (Active Low)  
Reset_N  
Mezz_PRES_N  
Mezzanine Present signal (active  
Low)  
Present  
indication  
P12V  
12V power  
Power  
115, 116, 117, 118, 119,  
120  
P3V3  
3.3V Power  
5V power  
power  
5, 6, 7, 8, 9, 10  
1, 2  
P5V  
power  
P3V3AUX  
Rsvd  
Auxiliary power  
Reserved pins  
Aux power  
Future use  
13, 14, 15, 16  
29, 31, 106, 108, 109,  
111, 112, 113, 114  
GND  
Ground  
3, 4, 11, 12, 27, 30, 32,  
33, 35, 38, 40, 41, 43,  
46, 48, 49, 51, 54, 56,  
57,59, 62, 64, 65, 67, 70,  
72, 73, 75, 78, 80, 81,  
83, 86, 88, 89, 91, 94,  
96, 97, 99, 102, 104,  
105, 107, 110  
Revision 1.0  
35  
Intel order number: G51989-002  
Connector/Header Locations and Pin-outs  
Intel® Compute Module MFS2600KI TPS  
Table 20. 40-pin I/O Mezzanine Card Connector Pin-out  
Signal Name  
Connector Location  
1
Signal Name  
GND  
Connector Location  
TP  
2
4
RMII_IBMC_IOMEZZ  
_CRS_DV  
XE_B1_TXP  
3
GND  
5
XE_B1_TXN  
GND  
6
XE_B1_RXP  
XE_B1_RXN  
GND  
7
8
9
GND  
10  
12  
14  
16  
18  
20  
22  
24  
26  
28  
30  
32  
11  
13  
15  
17  
19  
21  
23  
25  
27  
29  
31  
XE_B2_TXP  
XE_B2_TXN  
GND  
GND  
XE_B2_RXP  
XE_B2_RXN  
GND  
GND  
XE_D2_TXP  
XE_D2_TXN  
GND  
GND  
XE_D1_RXP  
XE_D1_RXN  
GND  
GND  
XE_D1_TXP  
XE_D1_TXN  
GND  
GND  
XE_D2_RXP  
XE_D2_RXN  
RMII_IBMC_IOME  
ZZ_TX_EN  
33  
35  
37  
39  
34  
36  
38  
40  
GND  
RMII_IBMC_IOME  
ZZ_TXD1  
RMII_IBMC_IOMEZZ  
_RXD1  
RMII_IBMC_IOME  
ZZ_TXD0  
RMII_IBMC_IOMEZZ  
_RXD0  
CLK_IOMEZZ_RMI  
I
5.3.3  
Midplane Signal Connector  
The compute module connects to the midplane through a 96-pin Airmax* connector (J3A1)  
(power is J1A1) to connect the various I/O, management, and control signals of the system.  
Table 21. 96-pin Midplane Signal Connector Pin-out  
Pin  
A1  
Signal Name  
XE_P1_A_RXP  
Pin  
E1  
Signal Name  
XE_P2_D_RXN  
Pin  
I1  
Signal Name  
GND  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
B1  
B2  
B3  
GND  
E2  
E3  
E4  
E5  
E6  
E7  
E8  
F1  
F2  
F3  
XE_P2_D_TXP  
SMB_SDA_B  
FM_BL_X_SP  
XE_P2_B_RXN  
XE_P2_B_TXP  
XE_P2_A_RXN  
XE_P2_A_TXP  
GND  
I2  
I3  
I4  
I5  
I6  
I7  
I8  
J1  
J2  
J3  
SAS_P1_TXN  
GND  
XE_P1_B_RXP  
GND  
XE_P2_C_TXN  
GND  
XE_P1_C_RXP  
GND  
SAS_P2_TXN  
GND  
XE_P1_D_RXP  
GND  
Fm_bl_slot_id5  
SMB_SCL_A  
GND  
XE_P1_A_RXN  
XE_P1_A_TXP  
XE_P1_B_RXN  
XE_P2_D_TXN  
GND  
FM_BL_SLOT_ID2  
36  
Revision 1.0  
Intel order number: G51989-002  
     
Intel® Compute Module MFS2600KI TPS  
Connector/Header Locations and Pin-outs  
Pin  
B4  
Signal Name  
XE_P1_B_TXP  
Pin  
F4  
Signal Name  
12V (BL_PWR_ON)  
Pin  
J4  
Signal Name  
GND  
B5  
B6  
B7  
B8  
C1  
C2  
C3  
C4  
C5  
C6  
C7  
C8  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
D8  
XE_P1_C_RXN  
XE_P1_C_TXP  
XE_P1_D_RXN  
XE_P1_D_TXP  
GND  
F5  
F6  
F7  
F8  
G1  
G2  
G3  
G4  
G5  
G6  
G7  
G8  
H1  
H2  
H3  
H4  
H5  
H6  
H7  
H8  
GND  
J5  
J6  
J7  
J8  
K1  
K2  
K3  
K4  
K5  
K6  
K7  
K8  
L1  
L2  
L3  
L4  
L5  
L6  
L7  
L8  
reserved  
XE_P2_B_TXN  
GND  
GND  
reserved  
XE_P2_A_TXN  
SAS_P1_RXP  
GND  
GND  
SMB_SDA_A  
FM_BL_SLOT_ID0  
FM_BL_SLOT_ID3  
FM_BL_SLOT_ID4  
reserved  
XE_P1_A_TXN  
GND  
XE_P2_C_RXP  
GND  
XE_P1_B_TXN  
GND  
SAS_P2_RXP  
GND  
XE_P1_C_TXN  
GND  
reserved  
spare  
reserved  
XE_P1_D_TXN  
XE_P2_D_RXP  
GND  
GND  
reserved  
SAS_P1_RXN  
SAS_P1_TXP  
XE_P2_C_RXN  
XE_P2_C_TXP  
SAS_P2_RXN  
SAS_P2_TXP  
spare  
GND  
FM_BL_SLOT_ID1  
GND  
SMB_SCL_B  
GND  
FM_BL_PRES_N  
GND  
XE_P2_B_RXP  
GND  
reserved  
XE_P2_A_RXP  
GND  
GND  
spare  
reserved  
5.3.4  
Serial Port Connector  
The compute module provides one internal 9-pin Serial port header (J4K1). The following table  
defines the pin-out.  
Table 22. Internal 9-pin Serial Header Pin-out (J4K1)  
Pin  
Signal Name  
SPA_DCD  
Description  
DCD (carrier detect)  
1
2
3
4
5
6
7
8
9
SPA_DSR  
SPA_SIN_L  
SPA_RTS  
SPA_SOUT_N  
SPA_CTS  
SPA_DTR  
SPA_RI  
DSR (data set ready)  
RXD (receive data)  
RTS (request to send)  
TXD (transmit data)  
CTS (clear to send)  
DTR (data terminal ready)  
RI (ring Indicate)  
GND  
Ground  
5.3.5  
USB 2.0 Connectors  
The following table details the pin-out of the external USB connectors (J1K2, J1K3) found on the  
front edge of the compute module.  
Revision 1.0  
37  
Intel order number: G51989-002  
     
Connector/Header Locations and Pin-outs  
Intel® Compute Module MFS2600KI TPS  
Table 23. External USB Connector Pin-out  
Signal Name Description  
Pin  
1
+5V  
USB_PWR  
2
3
4
USB_N  
USB_P  
GND  
Differential data line paired with DATAH0  
(Differential data line paired with DATAL0  
Ground  
5.3.6  
Low Profile eUSB SSD Support  
The system provides support for a low profile eUSB SSD storage device through a 2mm 2x5-pin  
connector (J1K1). The pin-out of the connector is detailed in the following table.  
Table 24. Pin-out of Internal USB Connector for low-profile Solid State Drive (J1K1)  
Pin  
1
Signal Name  
Pin  
Signal Name  
+5V  
2
4
6
8
NC  
3
5
7
9
USB_N  
USB_P  
GND  
NC  
NC  
NC  
Key Pin  
10  
LED#  
eUSB features include:  
.
.
.
.
Two wire small form factor Universal Serial Bus 2.0 (Hi-Speed USB) interface to host.  
Read Speed up to 35 MB/s and write Speed up to 24 MB/s.  
Capacity range from 256GB to 32GB.  
Support USB Mass Storage Class requirements for Boot capability.  
Figure 8. eUSB SSD Support  
38  
Revision 1.0  
Intel order number: G51989-002  
       
Intel® Compute Module MFS2600KI TPS  
Jumper Block Settings  
6. Jumper Block Settings  
The compute module has several 3-pin jumper blocks that can be used to configure, protect, or  
recover specific features of the server board. Pin 1 on each jumper block is denoted by  
an “*” or “▼”.  
Figure 9. Recovery Jumper Blocks  
Revision 1.0  
39  
Intel order number: G51989-002  
   
Jumper Block Settings  
Intel® Compute Module MFS2600KI TPS  
Table 25. Recovery Jumpers  
What happens at system reset …  
Jumper Name  
J1F3: BMC Force  
Update  
Pins  
1-2  
BMC Firmware Force Update Mode Disabled (Default)  
BMC Firmware Force Update Mode Enabled  
2-3  
1-2  
2-3  
These pins should have a jumper in place for normal operation. (Default)  
J1F4: BIOS  
If these pins are jumpered, the compute module boots from the emergency BIOS  
image. These pins should not be jumpered for normal operation.  
ME Firmware Force Update Mode Disabled (Default)  
1-2  
J1F5: ME Force  
2-3  
ME Firmware Force Update Mode Enabled  
1-2  
These pins should have a jumper in place for normal operation. (Default)  
J1F8: CMOS Clear  
J1F9: Password  
2-3  
If these pins are jumpered, the CMOS settings are cleared on the next boot. These  
pins should not be jumpered for normal operation  
1-2  
These pins should have a jumper in place for normal operation. (Default)  
2-3  
To clear administrator and user passwords, power on the system with pins 2-3  
connected. The administrator and user passwords clear in 5-10  
seconds after power on. Pins 2-3 should not be connected for  
normal system operation..  
6.1 CMOS Clear and Password Clear Usage Procedure  
The CMOS Clear (J1F8) and Password Clear (J1F9) recovery features are designed such that  
the desired operation can be achieved with minimal system downtime. The usage procedure for  
these two features has changed from previous generation Intel® server boards. The following  
procedure outlines the new usage model.  
1. Power down the compute module.  
2. Remove the compute module from the modular server chassis.  
3. Open the compute module.  
4. Move jumper from the default operating position (pins 1-2) to the Clear position  
(pins 2-3).  
5. Wait 5 seconds.  
6. Move jumper back to the default position (pins 1-2).  
7. Close the compute module.  
8. Reinstall the compute module in the modular server chassis.  
9. Power up the compute module.  
40  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
Jumper Block Settings  
Password and/or CMOS are now cleared and can be reset by going into the BIOS setup.  
6.2 Integrated BMC Force Update Procedure  
When performing a standard Integrated BMC firmware update procedure, the update utility  
places the Integrated BMC into an update mode, allowing the firmware to load safely onto the  
flash device. In the unlikely event that the Integrated BMC firmware update process fails due to  
the Integrated BMC not being in the proper update state, the compute module provides a BMC  
Force Update jumper (J1F3), which will force the Integrated BMC into the proper update state.  
The following procedure should be followed in the event the standard Integrated BMC firmware  
update process fails.  
1. Power down the compute module.  
2. Remove the compute module from the modular server chassis.  
3. Open the compute module.  
4. Move jumper from the default operating position (pins 1-2) to the “Enabled” position  
(pins 2-3)  
5. Close the compute module.  
6. Reinstall and power up the compute module.  
7. Perform Integrated BMC firmware update procedure.  
8. Power down the compute module.  
9. Remove the compute module from the server system.  
10. Move jumper from the “Enabled” position (pins 2-3) to the “Disabled” position (pins 1-2).  
11. Close the compute module.  
12. Reinstall the compute module into the modular server chassis.  
13. Power up the compute module.  
Note: Normal Integrated BMC functionality (for example, KVM, monitoring, and remote media)  
is disabled with the force BMC update jumper set to the “Enabled” position. The server should  
never be run with the BMC force update jumper set in this position and should only be used  
when the standard firmware update process fails. This jumper should remain in the default –  
disabled position when the server is running normally.  
6.3 Integrated BMC Initialization  
When the DC power is first applied to the compute module by installing it into a chassis, 5V-  
STBY is present, the Integrated BMC on the compute module requires 15-30 seconds to  
initialize. During this time, the power button functionality of the control panel is disabled,  
preventing the compute module from powering up.  
6.4 ME Force Update Jumper  
When performing the standard ME force update procedure, the update utility places the ME into  
an update mode, allowing the ME to load safely onto the flash device. In the unlikely event ME  
firmware update process fails due to ME not being in the proper update state, the compute  
module provides an Integrated BMC Force Update jumper, which forces the ME into the proper  
update state. The following procedure should be completed in the event the standard ME  
firmware update process fails.  
Revision 1.0  
41  
Intel order number: G51989-002  
     
Jumper Block Settings  
Intel® Compute Module MFS2600KI TPS  
1. Power down and remove the compute module from chassis.  
2. Open the compute module enclosure  
3. Move jumper from the default operating position (covering pins 1 and 2) to the enabled  
position (covering pins 2 and 3).  
4. Close the compute module enclosure.  
5. Reinsert the compute module and power up.  
6. Perform the ME firmware update procedure as documented in the README.TXT file  
that is included in the given ME firmware update package (same package as BIOS).  
7. Power down and remove the compute module.  
8. Open the compute module enclosure.  
9. Move jumper from the enabled position (covering pins 2 and 3) to the disabled position  
(covering pins 1 and 2).  
10. Close the compute module enclosure.  
11. Reinsert the compute module and power up.  
6.5 BIOS Recovery Jumper  
The following procedure boots the recovery BIOS and flashes the normal BIOS:  
1. Turn off the system power.  
2. Move the BIOS recovery jumper to the recovery state.  
3. Insert a bootable BIOS recovery media containing the new BIOS image files.  
4. Turn on the system power.  
The BIOS POST screen will appear displaying the progress, and the system will boot to the EFI  
shell. The EFI shell then executes the Startup.nsh batch file to start the flash update process.  
The user should then switch off the power and return the recovery jumper to its normal position.  
The user should not interrupt the BIOS POST on the first boot after recovery.  
When the flash update completes:  
1. Remove the recovery media.  
2. Turn off the system power.  
3. Restore the jumper to its original position.  
4. Turn on the system power.  
5. Re-flash any custom blocks, such as user binary or language blocks.  
The system should now boot using the updated system BIOS.  
42  
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Product Regulatory Requirements  
7. Product Regulatory Requirements  
7.1 Product Regulatory Requirements  
The Intel® Compute Module MFS2600KI is evaluated as part of the Intel® Modular Server  
System MFSYS25V2, which requires meeting all applicable system component regulatory  
requirements. Refer to the Intel® Modular Server System Technical Product Specification for a  
complete listing of all system and component regulatory requirements.  
7.2 Product Regulatory Compliance and Safety Markings  
No markings are required on the Intel® Compute Module MFS2600KI itself as it is evaluated as  
part of the Intel® Modular Server System MFSYS25V2.  
7.3 Product Environmental/Ecology Requirements  
The Intel® Compute Module MFS2600KI is evaluated as part of the Intel® Modular Server  
System MFSYS25V2, which requires meeting all applicable system component environmental  
and ecology requirements. For a complete listing of all system and component environment and  
ecology requirements and markings, refer to the Intel® Modular Server System Technical  
Product Specification.  
Revision 1.0  
43  
Intel order number: G51989-002  
       
Appendix A: Integration and Usage Tips  
Intel® Compute Module MFS2600KI TPS  
Appendix A: Integration and Usage Tips  
.
.
When two processors are installed, both must be of identical revision, core voltage, and  
bus/core speed. Mixed processor steppings are supported as long as they are listed in  
the processor specification updates published by Intel Corporation. However, the  
stepping of one processor cannot be greater than one stepping back of the other.  
This server board supports The Intel® Xeon® Processor E5-2600 product family with a  
Thermal Design Power (TDP) of up to and including 95 Watts. Previous generations of  
the Intel® Xeon® processors are not supported.  
.
.
Processors must be installed in order. CPU 1 must be populated for the Compute  
Module to operate.  
On the front edge of the Compute Module are eight diagnostic LEDs that display a  
sequence of amber POST codes during the boot process. If the server board hangs  
during POST, the LEDs display the last POST event run before the hang.  
.
.
This server board only supports registered DDR3 DIMMs (RDIMMs) and unbuffered  
DDR3 DIMMs (UDIMMs). Mixing of RDIMMs and UDIMMs is not supported.  
For the best performance, the number of DDR3 DIMMs installed should be balanced  
across both processor sockets and memory channels. For example, a two-DIMM  
configuration performs better than a one-DIMM configuration. In a two-DIMM  
configuration, DIMMs should be installed in DIMM sockets A1 and E1. An eight-DIMM  
configuration (DIMM sockets A1, B1, C1, D1, E1, F1, G1, and H1) performs better than a  
four-DIMM configuration (DIMM sockets A1, B1, C1, and D1).  
.
.
Normal Integrated BMC functionality (for example, KVM, monitoring, and remote media)  
is disabled with the BMC Force Update jumper set to the “enabled” position (pins 2-3).  
The Compute Module should never be run with the BMC Force Update jumper set in this  
position and should only be used when the standard firmware update process fails. This  
jumper should remain in the default (disabled) position (pins 1-2) when the server is  
running normally.  
When performing a normal BIOS update procedure, the BIOS recovery jumper must be  
set to its default position (pins 1-2).  
44  
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Appendix B: POST Code Diagnostic LED Decoder  
Appendix B: POST Code Diagnostic LED Decoder  
During the system boot process, the BIOS executes a number of platform configuration  
processes, each of which is assigned a specific hex POST code number. As each configuration  
routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the  
back edge of the server board. To assist in troubleshooting a system hang during the POST  
process, the Diagnostic LEDs can be used to identify the last POST process that was executed.  
Each POST code is represented by a sequence of eight amber diagnostic LEDs. The POST  
codes are divided into two nibbles, an upper nibble and a lower nibble. The upper nibble bits are  
represented by diagnostic LEDs #4, #5, #6, and #7. The lower nibble bits are represented by  
diagnostics LEDs #0, #1, #2, and #3. If the bit is set in the upper and lower nibbles, then the  
corresponding LED is lit. If the bit is clear, then the corresponding LED is off.  
The diagnostic LED #7 is labeled as MSB, and the diagnostic LED #0 is labeled as LSB.  
Figure 10. POST Code Diagnostic LED Decoder  
In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The  
LEDs are decoded as follows:  
Table 26. POST Progress Code LED Example  
Upper Nibble AMBER LEDs  
Lower Nibble GREEN LEDs  
MSB  
LED #7  
8h  
LSB  
LED #0  
1h  
LEDs  
LED #6  
4h  
OFF  
LED #5  
2h  
ON  
LED #4  
1h  
OFF  
LED #3  
8h  
ON  
LED #2  
4h  
ON  
LED #1  
2h  
OFF  
Status  
ON  
OFF  
1
0
1
0
1
1
0
0
Results  
Ah  
Ch  
45  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
     
Appendix B: POST Code Diagnostic LED Decoder  
Intel® Compute Module MFS2600KI TPS  
Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as  
ACh  
The following table provides a list of all POST progress codes.  
Table 27. POST Progress Codes  
Checkpoint  
Diagnostic LED Decoder  
1 = LED On, 0 = LED Off  
Description  
Upper Nibble  
MSB  
Lower Nibble  
LSB  
8h 4h 2h 1h 8h 4h 2h 1h  
#7 #6 #5 #4 #3 #2 #1 #0  
LED #  
SEC Phase  
01h  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
1
1
1
1
0
0
1
1
0
1
1
0
0
1
1
0
0
1
1
1
0
1
0
1
0
1
0
1
0
1
First POST code after CPU reset  
Microcode load begin  
CRAM initialization begin  
Pei Cache When Disabled  
SEC Core At Power On Begin.  
Early CPU initialization during Sec Phase.  
Early SB initialization during Sec Phase.  
Early NB initialization during Sec Phase.  
End Of Sec Phase.  
02h  
03h  
04h  
05h  
06h  
07h  
08h  
09h  
0Eh  
0Fh  
Microcode Not Found.  
Microcode Not Loaded.  
PEI Phase  
10h  
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
1
0
0
1
0
0
0
0
0
0
1
1
1
PEI Core  
CPU PEIM  
NB PEIM  
SB PEIM  
11h  
15h  
19h  
MRC Process Codes MRC Progress Code Sequence is executed - See Table 28  
PEI Phase continued…  
31h  
32h  
33h  
34h  
35h  
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
1
1
1
1
1
1
0
0
0
0
0
0
0
1
0
0
0
1
1
1
1
0
1
1
0
0
1
1
1
0
1
0
1
0
1
Memory Installed  
CPU PEIM (Cpu Init)  
CPU PEIM (Cache Init)  
CPU PEIM (BSP Select)  
CPU PEIM (AP Init)  
CPU PEIM (CPU SMM Init)  
Dxe IPL started  
36h  
4Fh  
DXE Phase  
60h  
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
0
0
0
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
1
1
0
0
1
0
0
1
0
0
0
0
1
1
0
0
1
0
1
0
1
0
0
1
0
0
1
0
1
0
1
0
DXE Core started  
DXE NVRAM Init  
SB RUN Init  
Dxe CPU Init  
DXE PCI Host Bridge Init  
DXE NB Init  
DXE NB SMM Init  
DXE SB Init  
DXE SB SMM Init  
DXE SB devices Init  
DXE ACPI Init  
61h  
62h  
63h  
68h  
69h  
6Ah  
70h  
71h  
72h  
78h  
79h  
90h  
91h  
92h  
93h  
94h  
DXE CSM Init  
DXE BDS Started  
DXE BDS connect drivers  
DXE PCI Bus begin  
DXE PCI Bus HPC Init  
DXE PCI Bus enumeration  
46  
Intel Confidential  
Revision 1.0  
Intel order number: G51989-002  
 
Intel® Compute Module MFS2600KI TPS  
Appendix B: POST Code Diagnostic LED Decoder  
Description  
Checkpoint  
Diagnostic LED Decoder  
1 = LED On, 0 = LED Off  
Upper Nibble  
MSB  
Lower Nibble  
LSB  
8h 4h 2h 1h 8h 4h 2h 1h  
LED #  
95h  
96h  
97h  
98h  
#7 #6 #5 #4 #3 #2 #1 #0  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
1
1
0
0
0
1
1
1
1
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
0
1
1
0
0
1
1
0
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
DXE PCI Bus resource requested  
DXE PCI Bus assign resource  
DXE CON_OUT connect  
DXE CON_IN connect  
DXE SIO Init  
DXE USB start  
DXE USB reset  
DXE USB detect  
DXE USB enable  
DXE IDE begin  
DXE IDE reset  
DXE IDE detect  
DXE IDE enable  
DXE SCSI begin  
DXE SCSI reset  
DXE SCSI detect  
DXE SCSI enable  
DXE verifying SETUP password  
DXE SETUP start  
DXE SETUP input wait  
DXE Ready to Boot  
DXE Legacy Boot  
DXE Exit Boot Services  
RT Set Virtual Address Map Begin  
RT Set Virtual Address Map End  
DXE Legacy Option ROM init  
DXE Reset system  
DXE USB Hot plug  
DXE PCI BUS Hot plug  
DXE NVRAM cleanup  
DXE Configuration Reset  
INT19  
99h  
9Ah  
9Bh  
9Ch  
9Dh  
A1h  
A2h  
A3h  
A4h  
A5h  
A6h  
A7h  
A8h  
A9h  
ABh  
ACh  
ADh  
AEh  
AFh  
B0h  
B1h  
B2h  
B3h  
B4h  
B5h  
B6h  
B7h  
00h  
S3 Resume  
E0h  
E1h  
E2h  
E3h  
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
S3 Resume PEIM (S3 started)  
S3 Resume PEIM (S3 boot script)  
S3 Resume PEIM (S3 Video Repost)  
S3 Resume PEIM (S3 OS wake)  
BIOS Recovery  
F0h  
F1h  
F2h  
F3h  
F4h  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
0
0
1
1
0
0
1
0
1
0
PEIM which detected forced Recovery condition  
PEIM which detected User Recovery condition  
Recovery PEIM (Recovery started)  
Recovery PEIM (Capsule found)  
Recovery PEIM (Capsule loaded)  
POST Memory Initialization MRC Diagnostic Codes  
There are two types of POST Diagnostic Codes displayed by the MRC during memory  
initialization; Progress Codes and Fatal Error Codes.  
47  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
Appendix B: POST Code Diagnostic LED Decoder  
Intel® Compute Module MFS2600KI TPS  
The MRC Progress Codes are displays to the Diagnostic LEDs that show the execution point in  
the MRC operational path at each step.  
Table 28. MRC Progress Codes  
Diagnostic LED Decoder  
1 = LED On, 0 = LED Off  
Checkpoint  
LED  
Upper Nibble  
Lower Nibble  
Description  
MSB  
LSB  
8h 4h 2h 1h 8h 4h 2h 1h  
#7 #6 #5 #4 #3 #2 #1 #0  
MRC Progress Codes  
B0h  
B1h  
B2h  
B3h  
B4h  
B5h  
B6h  
B7h  
B8h  
B9h  
BAh  
BBh  
BCh  
BFh  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Detect DIMM population  
Set DDR3 frequency  
Gather remaining SPD data  
Program registers on the memory controller level  
Evaluate RAS modes and save rank information  
Program registers on the channel level  
Perform the JEDEC defined initialization sequence  
Train DDR3 ranks  
0
0
1
1
1
1
0
0
0
0
1
1
Initialize CLTT/OLTT  
Hardware memory test and init  
Execute software memory init  
Program memory map and interleaving  
Program RAS configuration  
MRC is done  
Memory Initialization at the beginning of POST includes multiple functions, including: discovery,  
channel training, validation that the DIMM population is acceptable and functional, initialization  
of the IMC and other hardware settings, and initialization of applicable RAS configurations.  
When a major memory initialization error occurs and prevents the system from booting with data  
integrity, a beep code is generated, the MRC will display a fatal error code on the diagnostic  
LEDs, and a system halt command is executed. Fatal MRC error halts do NOT change the state  
of the System Status LED, and they do NOT get logged as SEL events. The following table lists  
all MRC fatal errors that are displayed to the Diagnostic LEDs.  
Table 29. MRC Fatal Error Codes  
Diagnostic LED Decoder  
1 = LED On, 0 = LED Off  
Upper Nibble  
Lower Nibble  
Checkpoint  
LED  
Description  
MSB  
LSB  
8h 4h 2h 1h 8h 4h 2h 1h  
#7 #6 #5 #4 #3 #2 #1 #0  
MRC Fatal Error Codes  
E8h  
E9h  
No usable memory error  
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
0
0
1
0
1
0
Memory is locked by Intel® Trusted Execuiton Technology and is  
inaccessible  
0
EAh  
0
DDR3 channel training error  
48  
Intel Confidential  
Intel order number: G51989-002  
Revision 1.0  
   
Intel® Compute Module MFS2600KI TPS  
Appendix B: POST Code Diagnostic LED Decoder  
Diagnostic LED Decoder  
1 = LED On, 0 = LED Off  
Upper Nibble  
Lower Nibble  
Checkpoint  
Description  
MSB  
LSB  
8h 4h 2h 1h 8h 4h 2h 1h  
#7 #6 #5 #4 #3 #2 #1 #0  
LED  
EBh  
EDh  
EFh  
1
1
1
1
1
1
1
1
1
0
0
0
1
1
1
0
1
1
1
0
1
1
1
1
Memory test failure  
DIMM configuration population error  
Indicates a CLTT table structure error  
49  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
Appendix C: POST Error Code  
Intel® Compute Module MFS2600KI TPS  
Appendix C: POST Error Code  
Most error conditions encountered during POST are reported using POST Error Codes. These  
codes represent specific failures, warnings, or informational messages that are identified with  
particular hardware units. These POST Error Codes may be displayed in the Error Manager  
display screen, and are always automatically logged to the System Event Log (SEL). The table  
below lists the supported POST Error Codes, with a descriptive Error Message text. For each,  
There is also a Response listed, which classifies the error as Minor, Major, or Fatal depending  
on how serious the error is and what action the system should take. The Response section in  
the following table indicates one of these actions:  
.
.
.
Minor: The message is displayed on the screen or on the Error Manager screen, and an  
error is logged to the SEL. The system continues booting in a degraded state. The user  
may want to replace the erroneous unit. The POST Error Pause option setting in the  
BIOS setup does not have any effect on this error.  
Major: The message is displayed on the Error Manager screen, and an error is logged  
to the SEL. The POST Error Pause option setting in the BIOS setup determines whether  
the system pauses to the Error Manager for this type of error so the user can take  
immediate corrective action or the system continues booting.  
Fatal: The system halts during post at a blank screen with the text “Unrecoverable  
fatal error found. System will not boot until the error is resolved” and “Press <F2>  
to enter setup” The POST Error Pause option setting in the BIOS setup does not have  
any effect with this class of error.  
Table 30. POST Error Codes and Messages  
Error Code  
0012  
Error Message  
Response  
Major  
System RTC date/time not set  
Password check failed  
0048  
0140  
0141  
0146  
0191  
Major  
Major  
Major  
Major  
Fatal  
PCI component encountered a PERR error  
PCI resource conflict  
PCI out of resources error  
Processor core/thread count mismatch detected  
0192  
0194  
Processor cache size mismatch detected  
Processor family mismatch detected  
Fatal  
Fatal  
0195  
0196  
0197  
5220  
5221  
5224  
8130  
8131  
8132  
8133  
8160  
8161  
8162  
Processor Intel® QPI link frequencies unable to synchronize  
Processor model mismatch detected  
Processor frequencies unable to synchronize  
BIOS Settings reset to default settings  
Passwords cleared by jumper  
Fatal  
Fatal  
Fatal  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Password clear jumper is Set  
Processor 01 disabled  
Processor 02 disabled  
Processor 03 disabled  
Processor 04 disabled  
Processor 01 unable to apply microcode update  
Processor 02 unable to apply microcode update  
Processor 03 unable to apply microcode update  
50  
Intel Confidential  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
Error Code  
Appendix C: POST Error Code  
Error Message  
Response  
Major  
8163  
8170  
8171  
8172  
8173  
8180  
8181  
8182  
8183  
8190  
8198  
8300  
8305  
83A0  
83A1  
84F2  
84F3  
84F4  
84FF  
8500  
8501  
8520  
8521  
8522  
8523  
8524  
8525  
8526  
8527  
8528  
8529  
852A  
852B  
852C  
852D  
852E  
852F  
8530  
8531  
8532  
8533  
8534  
8535  
8536  
8537  
8538  
Processor 04 unable to apply microcode update  
Processor 01 failed Self Test (BIST)  
Processor 02 failed Self Test (BIST)  
Processor 03 failed Self Test (BIST)  
Processor 04 failed Self Test (BIST)  
Processor 01 microcode update not found  
Processor 02 microcode update not found  
Processor 03 microcode update not found  
Processor 04 microcode update not found  
Watchdog timer failed on last boot  
OS boot watchdog timer failure  
Major  
Major  
Major  
Major  
Minor  
Minor  
Minor  
Minor  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Minor  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Baseboard management controller failed self-test  
Hot Swap Controller failure  
Management Engine (ME) failed Selftest  
Management Engine (ME) Failed to respond.  
Baseboard management controller failed to respond  
Baseboard management controller in update mode  
Sensor data record empty  
System event log full  
Memory component could not be configured in the selected RAS mode  
DIMM Population Error  
DIMM_A1 failed test/initialization  
DIMM_A2 failed test/initialization  
DIMM_A3 failed test/initialization  
DIMM_B1 failed test/initialization  
DIMM_B2 failed test/initialization  
DIMM_B3 failed test/initialization  
DIMM_C1 failed test/initialization  
DIMM_C2 failed test/initialization  
DIMM_C3 failed test/initialization  
DIMM_D1 failed test/initialization  
DIMM_D2 failed test/initialization  
DIMM_D3 failed test/initialization  
DIMM_E1 failed test/initialization  
DIMM_E2 failed test/initialization  
DIMM_E3 failed test/initialization  
DIMM_F1 failed test/initialization  
DIMM_F2 failed test/initialization  
DIMM_F3 failed test/initialization  
DIMM_G1 failed test/initialization  
DIMM_G2 failed test/initialization  
DIMM_G3 failed test/initialization  
DIMM_H1 failed test/initialization  
DIMM_H2 failed test/initialization  
DIMM_H3 failed test/initialization  
DIMM_I1 failed test/initialization  
51  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
Appendix C: POST Error Code  
Error Code  
Intel® Compute Module MFS2600KI TPS  
Error Message  
Response  
Major  
8539  
853A  
853B  
853C  
853D  
853E  
DIMM_I2 failed test/initialization  
DIMM_I3 failed test/initialization  
DIMM_J1 failed test/initialization  
DIMM_J2 failed test/initialization  
DIMM_J3 failed test/initialization  
DIMM_K1 failed test/initialization  
DIMM_K2 failed test/initialization  
Major  
Major  
Major  
Major  
Major  
Major  
853F  
(Go to  
85C0)  
8540  
8541  
8542  
8543  
8544  
8545  
8546  
8547  
8548  
8549  
854A  
854B  
854C  
854D  
854E  
854F  
8550  
8551  
8552  
8553  
8554  
8555  
8556  
8557  
8558  
8559  
855A  
855B  
855C  
855D  
855E  
DIMM_A1 disabled  
DIMM_A2 disabled  
DIMM_A3 disabled  
DIMM_B1 disabled  
DIMM_B2 disabled  
DIMM_B3 disabled  
DIMM_C1 disabled  
DIMM_C2 disabled  
DIMM_C3 disabled  
DIMM_D1 disabled  
DIMM_D2 disabled  
DIMM_D3 disabled  
DIMM_E1 disabled  
DIMM_E2 disabled  
DIMM_E3 disabled  
DIMM_F1 disabled  
DIMM_F2 disabled  
DIMM_F3 disabled  
DIMM_G1 disabled  
DIMM_G2 disabled  
DIMM_G3 disabled  
DIMM_H1 disabled  
DIMM_H2 disabled  
DIMM_H3 disabled  
DIMM_I1 disabled  
DIMM_I2 disabled  
DIMM_I3 disabled  
DIMM_J1 disabled  
DIMM_J2 disabled  
DIMM_J3 disabled  
DIMM_K1 disabled  
DIMM_K2 disabled  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
855F  
(Go to  
85D0)  
8560  
8561  
8562  
8563  
DIMM_A1 encountered a Serial Presence Detection (SPD) failure  
DIMM_A2 encountered a Serial Presence Detection (SPD) failure  
DIMM_A3 encountered a Serial Presence Detection (SPD) failure  
DIMM_B1 encountered a Serial Presence Detection (SPD) failure  
Major  
Major  
Major  
Major  
52  
Intel Confidential  
Revision 1.0  
Intel order number: G51989-002  
Intel® Compute Module MFS2600KI TPS  
Error Code  
Appendix C: POST Error Code  
Error Message  
Response  
Major  
8564  
8565  
8566  
8567  
8568  
8569  
856A  
856B  
856C  
856D  
856E  
856F  
8570  
8571  
8572  
8573  
8574  
8575  
8576  
DIMM_B2 encountered a Serial Presence Detection (SPD) failure  
DIMM_B3 encountered a Serial Presence Detection (SPD) failure  
DIMM_C1 encountered a Serial Presence Detection (SPD) failure  
DIMM_C2 encountered a Serial Presence Detection (SPD) failure  
DIMM_C3 encountered a Serial Presence Detection (SPD) failure  
DIMM_D1 encountered a Serial Presence Detection (SPD) failure  
DIMM_D2 encountered a Serial Presence Detection (SPD) failure  
DIMM_D3 encountered a Serial Presence Detection (SPD) failure  
DIMM_E1 encountered a Serial Presence Detection (SPD) failure  
DIMM_E2 encountered a Serial Presence Detection (SPD) failure  
DIMM_E3 encountered a Serial Presence Detection (SPD) failure  
DIMM_F1 encountered a Serial Presence Detection (SPD) failure  
DIMM_F2 encountered a Serial Presence Detection (SPD) failure  
DIMM_F3 encountered a Serial Presence Detection (SPD) failure  
DIMM_G1 encountered a Serial Presence Detection (SPD) failure  
DIMM_G2 encountered a Serial Presence Detection (SPD) failure  
DIMM_G3 encountered a Serial Presence Detection (SPD) failure  
DIMM_H1 encountered a Serial Presence Detection (SPD) failure  
DIMM_H2 encountered a Serial Presence Detection (SPD) failure  
DIMM_H3 encountered a Serial Presence Detection (SPD) failure  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
8577  
8578  
Major  
Major  
DIMM_I1 encountered a Serial Presence Detection (SPD) failure  
8579  
857A  
857B  
857C  
857D  
857E  
DIMM_I2 encountered a Serial Presence Detection (SPD) failure  
DIMM_I3 encountered a Serial Presence Detection (SPD) failure  
DIMM_J1 encountered a Serial Presence Detection (SPD) failure  
DIMM_J2 encountered a Serial Presence Detection (SPD) failure  
DIMM_J3 encountered a Serial Presence Detection (SPD) failure  
DIMM_K1 encountered a Serial Presence Detection (SPD) failure  
DIMM_K2 encountered a Serial Presence Detection (SPD) failure  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
857F  
(Go to  
85E0)  
85C0  
85C1  
85C2  
85C3  
85C4  
85C5  
85C6  
85C7  
85C8  
85C9  
85CA  
85CB  
85CC  
85CD  
85CE  
85CF  
DIMM_K3 failed test/initialization  
DIMM_L1 failed test/initialization  
DIMM_L2 failed test/initialization  
DIMM_L3 failed test/initialization  
DIMM_M1 failed test/initialization  
DIMM_M2 failed test/initialization  
DIMM_M3 failed test/initialization  
DIMM_N1 failed test/initialization  
DIMM_N2 failed test/initialization  
DIMM_N3 failed test/initialization  
DIMM_O1 failed test/initialization  
DIMM_O2 failed test/initialization  
DIMM_O3 failed test/initialization  
DIMM_P1 failed test/initialization  
DIMM_P2 failed test/initialization  
DIMM_P3 failed test/initialization  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
53  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
Appendix C: POST Error Code  
Error Code  
Intel® Compute Module MFS2600KI TPS  
Error Message  
Response  
Major  
85D0  
85D1  
85D2  
85D3  
85D4  
85D5  
85D6  
85D7  
85D8  
85D9  
85DA  
85DB  
85DC  
85DD  
85DE  
85DF  
85E0  
85E1  
85E2  
85E3  
85E4  
85E5  
85E6  
85E7  
85E8  
85E9  
85EA  
85EB  
85EC  
85ED  
85EE  
85EF  
8604  
8605  
DIMM_K3 disabled  
DIMM_L1 disabled  
DIMM_L2 disabled  
DIMM_L3 disabled  
DIMM_M1 disabled  
DIMM_M2 disabled  
DIMM_M3 disabled  
DIMM_N1 disabled  
DIMM_N2 disabled  
DIMM_N3 disabled  
DIMM_O1 disabled  
DIMM_O2 disabled  
DIMM_O3 disabled  
DIMM_P1 disabled  
DIMM_P2 disabled  
DIMM_P3 disabled  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
DIMM_K3 encountered a Serial Presence Detection (SPD) failure  
DIMM_L1 encountered a Serial Presence Detection (SPD) failure  
DIMM_L2 encountered a Serial Presence Detection (SPD) failure  
DIMM_L3 encountered a Serial Presence Detection (SPD) failure  
DIMM_M1 encountered a Serial Presence Detection (SPD) failure  
DIMM_M2 encountered a Serial Presence Detection (SPD) failure  
DIMM_M3 encountered a Serial Presence Detection (SPD) failure  
DIMM_N1 encountered a Serial Presence Detection (SPD) failure  
DIMM_N2 encountered a Serial Presence Detection (SPD) failure  
DIMM_N3 encountered a Serial Presence Detection (SPD) failure  
DIMM_O1 encountered a Serial Presence Detection (SPD) failure  
DIMM_O2 encountered a Serial Presence Detection (SPD) failure  
DIMM_O3 encountered a Serial Presence Detection (SPD) failure  
DIMM_P1 encountered a Serial Presence Detection (SPD) failure  
DIMM_P2 encountered a Serial Presence Detection (SPD) failure  
DIMM_P3 encountered a Serial Presence Detection (SPD) failure  
POST Reclaim of non-critical NVRAM variables  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Major  
Minor  
Major  
BIOS Settings are corrupted  
92A3  
Serial port component was not detected  
Serial port component encountered a resource conflict error  
TPM device not detected.  
Major  
Major  
Minor  
Minor  
Minor  
Minor  
Major  
Fatal  
Minor  
Fatal  
92A9  
A000  
A001  
A002  
A003  
A100  
A421  
A5A0  
A5A1  
TPM device missing or not responding.  
TPM device failure.  
TPM device failed self-test.  
BIOS ACM Error  
PCI component encountered a SERR error  
PCI Express component encountered a PERR error  
PCI Express component encountered an SERR error  
54  
Intel Confidential  
Revision 1.0  
Intel order number: G51989-002  
Intel® Compute Module MFS2600KI TPS  
Appendix C: POST Error Code  
The following table lists the POST error beep codes. Prior to system video initialization, the  
BIOS uses these beep codes to inform users on error conditions. The beep code is followed by  
a user-visible code on the POST Progress LEDs  
Table 31. POST Error Beep Codes  
Beeps  
Error Message  
Memory error  
POST Progress Code  
See Table 64  
Description  
System halted because a fatal error related to the memory  
was detected.  
3
1 long  
Intel® TXT security  
violation  
0xAE, 0xAF  
System halted because Intel® Trusted Execution  
Technology detected a potential violation of system  
security.  
POST Error Beep Code  
The Integrated BMC may generate beep codes upon detection of failure conditions. Beep codes  
are sounded each time the problem is discovered, such as on each power-up attempt, but are  
not sounded continuously. Codes that are common across all Intel® server boards and systems  
that use same generation chipset are listed in the following table. Each digit in the code is  
represented by a sequence of beeps whose count is equal to the digit.  
Table 32. Integrated BMC Beep Codes  
Code  
Reason for Beep  
Associated Sensors  
1-5-2-1  
No CPUs installed or first CPU socket is  
empty.  
CPU Missing Sensor  
1-5-2-4  
1-5-4-2  
MSID Mismatch.  
MSID Mismatch Sensor.  
Power fault: DC power is unexpectedly  
lost (power good  
Power unit power unit failure  
offset.  
dropout).  
1-5-4-4  
Power control fault (power good assertion Power unit soft power control  
timeout).  
failure  
offset.  
1-5-1-2  
1-5-1-4  
VR Watchdog Timer sensor assertion  
VR Watchdog Timer  
PS Status  
The system does not power on or  
unexpectedly  
powers off and a  
power supply unit  
(PSU) is present  
that is an  
incompatible model  
with one or more  
other PSUs in the  
system  
55  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
   
Appendix D: Supported Intel® Modular Server System  
Intel® Compute Module MFS2600KI TPS  
Appendix D: Supported Intel® Modular Server System  
The Intel® Compute Module MFS5520VI is supported in the following chassis:  
.
Intel® Modular Server System MFSYS25V2  
This section provides a high-level pictorial overview of the Intel® Modular Server System  
MFSYS25V2. For more details, refer to the Intel® Modular Server System Technical Product  
Specification (TPS).  
A
B
C
D
E
Shared hard drive storage bay  
I/O cooling fans  
Empty compute module bay  
Compute module cooling fans  
Compute module midplane connectors  
Figure 11. Intel® Modular Server System MFSYS25V2  
56  
Intel Confidential  
Revision 1.0  
Intel order number: G51989-002  
   
Intel® Compute Module MFS2600KI TPS  
Glossary  
Glossary  
This appendix contains important terms used in the preceding chapters. For ease of use,  
numeric entries are listed first (for example, “82460GX”) followed by alpha entries (for example,  
“AGP 4x”). Acronyms are followed by non-acronyms.  
Term  
ACPI  
Definition  
Advanced Configuration and Power Interface  
Application Processor  
AP  
APIC  
ASIC  
ASMI  
BIOS  
BIST  
BMC  
Bridge  
BSP  
byte  
Advanced Programmable Interrupt Control  
Application Specific Integrated Circuit  
Advanced Server Management Interface  
Basic Input/Output System  
Built-In Self Test  
Baseboard Management Controller  
Circuitry connecting one computer bus to another, allowing an agent on one to access the other  
Bootstrap Processor  
8-bit quantity.  
CBC  
Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they  
bridge the IPMB buses of multiple chassis.  
CEK  
Common Enabling Kit  
CHAP  
CMOS  
Challenge Handshake Authentication Protocol  
In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes  
of memory, which normally resides on the server board.  
DPC  
EEPROM  
EHCI  
EMP  
EPS  
ESB2  
FBD  
FMB  
FRB  
FRU  
FSB  
GB  
Direct Platform Control  
Electrically Erasable Programmable Read-Only Memory  
Enhanced Host Controller Interface  
Emergency Management Port  
External Product Specification  
Enterprise South Bridge 2  
Fully Buffered DIMM  
Flexible Mother Board  
Fault Resilient Booting  
Field Replaceable Unit  
Front-Side Bus  
1024MB  
GPIO  
GTL  
HSC  
Hz  
General Purpose I/O  
Gunning Transceiver Logic  
Hot-Swap Controller  
Hertz (1 cycle/second)  
Inter-Integrated Circuit Bus  
Intel® Architecture  
I2C  
IA  
IBF  
Input Buffer  
ICH  
I/O Controller Hub  
ICMB  
IERR  
Intelligent Chassis Management Bus  
Internal Error  
57  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
 
Glossary  
Intel® Compute Module MFS2600KI TPS  
Term  
Definition  
IFB  
I/O and Firmware Bridge  
Interrupt  
INTR  
IP  
Internet Protocol  
IPMB  
IPMI  
IR  
Intelligent Platform Management Bus  
Intelligent Platform Management Interface  
Infrared  
ITP  
In-Target Probe  
KB  
1024 bytes  
KCS  
LAN  
LCD  
LED  
LPC  
LUN  
MAC  
MB  
Keyboard Controller Style  
Local Area Network  
Liquid Crystal Display  
Light Emitting Diode  
Low Pin Count  
Logical Unit Number  
Media Access Control  
1024KB  
MCH  
MD2  
MD5  
ms  
Memory Controller Hub  
Message Digest 2 Hashing Algorithm  
Message Digest 5 Hashing Algorithm Higher Security  
milliseconds  
MTTR  
Mux  
Memory Type Range Register  
Multiplexor  
NIC  
Network Interface Controller  
Non-maskable Interrupt  
Output Buffer  
NMI  
OBF  
OEM  
Ohm  
PEF  
PEP  
PIA  
Original Equipment Manufacturer  
Unit of electrical resistance  
Platform Event Filtering  
Platform Event Paging  
Platform Information Area (This feature configures the firmware for the platform hardware)  
Programmable Logic Device  
PLD  
PMI  
Platform Management Interrupt  
POST  
PSMI  
PWM  
RAM  
RASUM  
RISC  
ROM  
RTC  
SDR  
SECC  
SEEPROM  
SEL  
Power-On Self Test  
Power Supply Management Interface  
Pulse-Width Modulation  
Random Access Memory  
Reliability, Availability, Serviceability, Usability, and Manageability  
Reduced Instruction Set Computing  
Read Only Memory  
Real-Time Clock (Component of ICH peripheral chip on the server board)  
Sensor Data Record  
Single Edge Connector Cartridge  
Serial Electrically Erasable Programmable Read-Only Memory  
System Event Log  
SIO  
Server Input/Output  
58  
Intel Confidential  
Revision 1.0  
Intel order number: G51989-002  
Intel® Compute Module MFS2600KI TPS  
Term  
Glossary  
Definition  
SMBus*  
System Management Bus  
SMI  
Server Management Interrupt (SMI is the highest priority non-maskable interrupt)  
Server Management Mode  
SMM  
SMS  
SNMP  
TBD  
Server Management Software  
Simple Network Management Protocol  
To Be Determined  
TIM  
Thermal Interface Material  
UART  
UDP  
UHCI  
UTC  
VID  
Universal Asynchronous Receiver/Transmitter  
User Datagram Protocol  
Universal Host Controller Interface  
Universal time coordinate  
Voltage Identification  
VRD  
Word  
ZIF  
Voltage Regulator Down  
16-bit quantity  
Zero Insertion Force  
59  
Revision 1.0  
Intel Confidential  
Intel order number: G51989-002  
Reference Documents  
Intel® Compute Module MFS2600KI TPS  
Reference Documents  
For additional information, refer to the Intel® Modular Server System Technical  
Product Specification.  
60  
Intel Confidential  
Revision 1.0  
Intel order number: G51989-002  
 

Iiyama Computer Monitor PB1704S User Manual
Indesit PI 640 A GB User Manual
Intel IXDP465 User Manual
JVC GGT0130 002A H User Manual
Miele KM 443 User Manual
Miele KM5948 User Manual
Nortel Networks 1140E User Manual
Philips 25TR15C User Manual
Philips ProPlus PA9032C User Manual
Philips SACD900A User Manual